Investigation of deep levels in high-breakdown-voltage low-threading-dislocation-density vertical GaN P-i-N diodes
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
IEEE International Reliability Physics Symposium Proceedings
Recovery transients following blocking-state voltage stress are analyzed for two types of AlGaN/GaN HEMTs, one set of devices with thick AlGaN barrier layers and another with recessed-gate geometry and ALD SiO2 gate dielectric. Results show temperature-invariant emission processes are present in both devices. Recessed-gate devices with SiO2 dielectrics are observed to exhibit simultaneous trapping and emission processes during post-stress recovery.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
Abstract not provided.
IEEE International Reliability Physics Symposium Proceedings
IEEE International Reliability Physics Symposium Proceedings
A method for extracting interface trap density (DIT) from subthreshold I-V characteristics is used to analyze data on a SiC MOSFET stressed for thirty minutes at 175°C with a gate bias of-20 V. Without knowing the channel doping, the change in DIT can be calculated when referenced to an energy level correlated with the threshold voltage. © 2014 IEEE.
IEEE International Reliability Physics Symposium Proceedings
A method for extracting interface trap density (DIT) from subthreshold I-V characteristics is used to analyze data on a SiC MOSFET stressed for thirty minutes at 175°C with a gate bias of-20 V. Without knowing the channel doping, the change in DIT can be calculated when referenced to an energy level correlated with the threshold voltage. © 2014 IEEE.
IEEE International Reliability Physics Symposium Proceedings
A method for extracting interface trap density (DIT) from subthreshold I-V characteristics is used to analyze data on a SiC MOSFET stressed for thirty minutes at 175°C with a gate bias of-20 V. Without knowing the channel doping, the change in D