Publications

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Despite their ubiquity in nanoscale electronic devices, the physics of tunnel barriers has not been developed to the extent necessary for the engineering of devices in the few-electron regime. This problem is of urgent interest, as this is the specific regime into which current extreme-scale electronics fall. Here, we propose theoretically and validate experimentally a compact model for multielectrode tunnel barriers, suitable for design-rules-based engineering of tunnel junctions in quantum devices. We perform transport spectroscopy at approximately T=4 K, extracting effective barrier heights and widths for a wide range of biases, using an efficient Landauer-Büttiker tunneling model to perform the analysis. We find that the barrier height shows several regimes of voltage dependence, either linear or approximately exponential. Effects on threshold, such as metal-insulator transition and lateral confinement, are included because they influence parameters that determine barrier height and width (e.g., the Fermi energy and local electric fields). We compare these results to semiclassical solutions of Poisson's equation and find them to agree qualitatively. Finally, this characterization technique is applied to an efficient lateral tunnel barrier design that does not require an electrode directly above the barrier region in order to estimate barrier heights and widths.

Abstract not provided.

Abstract not provided.

Abstract not provided.

The readout of semiconductor spin qubits based on spin blockade is fast but suffers from a small charge signal. Previous work suggested large benefits from additional charge mapping processes; however, uncertainties remain about the underlying mechanisms and achievable fidelity. In this work, we study the single-shot fidelity and limiting mechanisms for two variations of an enhanced latching readout. We achieve average single-shot readout fidelities greater than 99.3% and 99.86% for the conventional and enhanced readout, respectively, the latter being the highest to date for spin blockade. The signal amplitude is enhanced to a full one-electron signal while preserving the readout speed. Furthermore, layout constraints are relaxed because the charge sensor signal is no longer dependent on being aligned with the conventional (2,0)–(1,1) charge dipole. Silicon donor-quantum-dot qubits are used for this study, for which the dipole insensitivity substantially relaxes donor placement requirements. One of the readout variations also benefits from a parametric lifetime enhancement by replacing the spin-relaxation process with a charge-metastable one. This provides opportunities to further increase the fidelity. The relaxation mechanisms in the different regimes are investigated. This work demonstrates a readout that is fast, has a one-electron signal, and results in higher fidelity. As a result, it further predicts that going beyond 99.9% fidelity in a few microseconds of measurement time is within reach.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Si-MOS based QD qubits are attractive due to their similarity to the current semiconductor industry. We introduce a highly tunable MOS foundry compatible qubit design that couples an electrostatic quantum dot (QD) with an implanted donor. We show for the first time coherent two-axis control of a two-electron spin logical qubit that evolves under the QD-donor exchange interaction and the hyperfine interaction with the donor nucleus. The two interactions are tuned electrically with surface gate voltages to provide control of both qubit axes. Qubit decoherence is influenced by charge noise, which is of similar strength as epitaxial systems like GaAs and Si/SiGe.

Abstract not provided.

Abstract not provided.

Abstract not provided.

Enhancement-mode Si/SiGe electron quantum dots have been pursued extensively by many groups for their potential in quantum computing. Most of the reported dot designs utilize multiple metal-gate layers and use Si/SiGe heterostructures with Ge concentration close to 30%. Here, we report the fabrication and low-temperature characterization of quantum dots in the Si/Si0.8Ge0.2 heterostructures using only one metal-gate layer. We find that the threshold voltage of a channel narrower than 1 μm increases as the width decreases. The higher threshold can be attributed to the combination of quantum confinement and disorder. We also find that the lower Ge ratio used here leads to a narrower operational gate bias range. The higher threshold combined with the limited gate bias range constrains the device design of lithographic quantum dots. We incorporate such considerations in our device design and demonstrate a quantum dot that can be tuned from a single dot to a double dot. The device uses only a single metal-gate layer, greatly simplifying device design and fabrication.