Publications Details

Publications / Conference Poster

A 0.2-2 GHz Time-Interleaved Multi-Stage Switched-Capacitor Delay Element Achieving 448.6 ns Delay and 330ns/mm2 Area Efficiency

Forbes, T.; Llanes, Rodrigo E.

Abstract not provided.