


Advancing High Voltage Power Module Packaging: Strategies for Partial Discharge Mitigation


Dr. Xiaoqing Song, Assistant Professor

July 16, 2025


2025 Power Electronics & Energy Conversion Workshop



- Si: Current up to ~kA, but voltage limited to ~10kV
- SiC: Voltage up to ~20kV, but current limited to ~ 10s A



Big Gap between Semiconductor Ratings and Converter Ratings!



❖ Limited Voltage and Current Ratings

- Voltage ratings remain low ($< 30\text{kV}$)
- Current capability restricted to $\sim 10\text{s}$ Amperes

❖ Low Commercial Availability


- High cost
- No commercially available devices $> 10\text{ kV}$

❖ Reliability Concerns


- Unstable epitaxial growth
- Thermal management issues

❖ High Voltage Module Packaging Challenges


- Voltage insulation - Partial discharge
- Electromagnetic interference (EMI)



10 kV/ 60 A Half Bridge SiC
MOSFET Module Packaged at UA




E-field distribution based on FEA simulation



Hourdequin, Eur. Phys. J. Appl. Phys. 87, 20903

- ❖ Partial Discharge (PD) is self-sustaining **electron avalanches** that occur in regions of **local** high electric field strength
- ❖ PD → accelerated dielectric material aging → device failure

PD mitigation methods



Sponsor:



U.S. DEPARTMENT OF
ENERGY | Office of
Science




Collaborate with Chemical
Engineering Prof. Walters



- ❖ Modify encapsulation conductivity and/or permittivity



→ Reduced E-field

- ❖ Coating layer with modified conductivity or permittivity




- ❖ Nano particles added to the coating layer






Hourdequin, Eur. Phys. J. Appl. Phys. 87, 20903

- Increasing ceramic layer thickness → Reduced E-field
- E-field trends to stable with thick enough ceramic layer





Geometric Design Method #2 – Stacked Substrate




Directly stacking of substrates fails to reduce electric field due to unbalanced voltage sharing.

❖ Solid Middle-layer Stacked Substrates





Voltage sharing: top 7.6 kV and bottom 2.4 kV




E-field distribution

❖ Patterned Middle-layer Stacked Substrates




Balanced voltage sharing: top 5.5 kV and bottom 4.5 kV.



Electric field distribution **E-field reduction 38.6%**

Patterned mid-layer → balanced voltage sharing between two stacked substrates



- Material based PD mitigation methods
 - Easy to apply
 - Effective in E-field reduction
- Geometric PD mitigation methods
 - More complicated to fabricate
 - Achieves more effective E-field reduction
- Future research topics
 - More advanced PD mitigation methods
 - PD modeling in encapsulation materials
 - PD online detection and lifetime prediction
 - ...

Thank you!

