

# Classifying the Potential Functional Behaviors of Superconducting Circuit Elements in the Ballistic Asynchronous Reversible Computing (BARC) Paradigm

Michael P. Frank<sup>1</sup>[0000-0003-3176-1593] and Rupert M. Lewis<sup>1</sup>[0000-0002-6125-5432]

<sup>1</sup> Sandia National Laboratories, Albuquerque NM 87185, USA  
{mpfrank, rmlewis}@sandia.gov

**Abstract.** In recent years we have been exploring a novel *asynchronous, ballistic* physical model of reversible computing, variously termed ABRC (Asynchronous Ballistic Reversible Computing) or BARC (Ballistic Asynchronous Reversible Computing). In this model, localized information-bearing pulses propagate bidirectionally along nonbranching interconnects between I/O ports of stateful circuit elements, which carry out reversible transformations of the local digital state. The model appears suitable for implementation in superconducting circuits, using the naturally quantized configuration of magnetic flux in the circuit to encode digital information. One of the early research thrusts in this effort involves the enumeration and classification, at an abstract theoretical level, of the distinct possible reversible digital functional behaviors that primitive BARC circuit elements may exhibit, given the applicable conservation and symmetry constraints in superconducting implementations. In this paper, we describe the motivations for this work, outline our research methodology, and summarize some of the noteworthy preliminary results to date from our theoretical study of BARC elements for bipolarized pulses, and having up to three I/O ports and two internal digital states.

**Keywords:** theoretical models of reversible computation, asynchronous ballistic reversible computing, reversible superconducting circuits.

## 1 Extended Abstract

One longstanding motivation for the exploration of reversible computation in a classical computing context has been the desire to improve the energy efficiency of general digital computing hardware, with the goal of eventually circumventing the Landauer limit and approaching true physical (*i.e.*, thermodynamic) reversibility [1]. Most design schemes for implementing classical reversible computation in hardware in a manner that could potentially approach physical reversibility rely on the concept of carrying out synchronous, adiabatic transformations of the machine's digital state under control of externally applied power-clock waveforms (*e.g.*, see [2,3]). To approach physical reversibility requires these waveforms to be provided using high-quality resonant circuit elements to recover and reuse the signal energy. But the design of extremely high-quality resonant circuits presents significant engineering challenges [4].

One potential alternative to the adiabatic approach to reversible computing is represented by *ballistic* schemes for reversible computing, the archetypal example of which is Fredkin’s billiard ball model [5]. In ballistic approaches, the energy required to carry out logical state transitions is carried along with the digital information in a compact, ballistically-propagating entity (such as an idealized billiard ball), and interactions (such as elastic collisions) between these entities carry out reversible logical operations, while locally conserving the signal energy. However, classic concepts for ballistic reversible computing required precise synchronization between independent ballistic signals, which is not physically realistic; real-world implementations would typically suffer from chaotic instabilities that degrade the signal trajectories, requiring dissipative processes to restore the degraded signal.

These well-known difficulties with synchronous ballistic reversible computing motivated the development of the novel reversible computing paradigm known as *asynchronous* ballistic reversible computing (abbreviated ABRC, or henceforth BARC). In BARC, the ballistically-propagating energy- and information-bearing entities (which we typically call “pulses”) are guided along one-dimensional, non-branching interconnects, and interact *one at a time* with stationary circuit elements or “devices” bearing an internal digital state. Due to the temporal separation of pulse arrivals, the physical dynamics of this class of systems is expected to be much less prone to dynamical instability, requiring only relatively occasional signal restoration to ensure that the pulses’ kinetic energies and arrival times remain within broad tolerances.

The BARC model was first introduced in 2017 [6], along with a proof of its computation universality, and in 2018 [7] and 2019 [8] we described some preliminary results from a present effort at Sandia to develop a physical implementation of this new scheme in superconducting circuits. In the current effort (called “BARCS”, for BARC in Superconductors), the pulses are physically embodied by quantized solitons of magnetic flux or *fluxons* propagating along long Josephson junction transmission lines, and the devices are also implemented as Josephson junction circuits. In these types of circuits, there is a natural digital representation of information in terms of the polarization and location of the magnetic flux quanta present in the circuit; the physics of superconductors results in a natural stability of digital information encoded in this way.

A major goal of the BARCS effort is to demonstrate a computation-universal subset of the possible asynchronous reversible devices. The engineering side of this work is ongoing, but one of the important theoretical steps on the way to this goal is to thoroughly characterize the possible digital functional behaviors of such devices. We wish to thoroughly understand the full space of design possibilities, to facilitate our efforts as we search both for workable physical implementations of useful devices, and also for simplified schemes for constructing computational circuits of arbitrary complexity out of potentially implementable primitive circuit elements.

In this paper, we will summarize the major results to date that have emerged from the theory side of this effort, which include the classification of the possible asynchronous reversible behaviors for devices having up to three bidirectional I/O ports and two internal states, in the context of a variety of applicable conservation and symmetry constraints.

A simple Python program was developed to assist us in classifying the most complex category of devices studied in this effort so far, consisting of all the three-port flux-conserving elements that support two flux-neutral internal states and respect a basic flux-negation symmetry constraint. This program generated an enumeration of 600 nontrivial function descriptions at a representational level, and grouped them into 45 distinct equivalence classes, such that the members of each class transform to each other via some subset of several other natural mutually commuting symmetry transformations that function descriptions in this family may support, such as symmetry under simple reorderings of the I/O ports and internal states. The 11 largest equivalence classes correspond to the most “irregular” possible reversible device behaviors, each of which exhibits only a minimal set of self-symmetries that are already known to be required. Each such behavior has 24 essentially equivalent representations, which are arrayed across the entire composite symmetry group consisting of all 24 possible combinations of the various optional symmetry transformations.

In the full paper, in addition to describing this classification program and summarizing the results obtained to date, we will also elaborate further on our motivation and methods. We will conclude by summarizing the status of our hardware implementation efforts to date and discussing useful next steps for this line of work.

## 2 Acknowledgements

Sandia National Laboratories is a multi-mission laboratory managed and operated by National Technology and Engineering Solutions of Sandia, LLC, a wholly owned subsidiary of Honeywell International, Inc., for the U.S. Department of Energy’s National Nuclear Security Administration (NNSA) under contract DE-NA0003525. This work is supported by a grant awarded under the Department of Defense Advanced Computing Initiative, BAA #W911NF-19-S-0007. This document describes objective technical results and analysis. Any subjective views or opinions that might be expressed in this document do not necessarily represent the views of the U.S. Department of Energy or the United States Government. Approved for public release, SAND2022-1581 A.

## References

1. Frank, M.P.: Physical Foundations of Landauer’s Principle. In: Kari J., Ulidowski I. (eds) *Reversible Computation 2018*, LNCS, vol. 11106, pp. 3–33. Springer, Cham (2018).
2. Frank, M.P., Brocato, R.W., Tierney, B.D., Missert, N.A., Hsia, A.H.: Reversible Computing with Fast, Fully Static, Fully Adiabatic CMOS. In: *International Conference on Rebooting Computing 2020*, pp. 1–8. IEEE (2020).
3. Takeuchi, N., Yamae, T., Ayala, C.L., Suzuki, H., Yoshikawa, N.: Adiabatic Quantum-Flux-Parametron: A Tutorial Review. *IEICE Transactions on Electronics*, art. 2021SEP0003. IEICE (2022).
4. Frank, M.P., Brocato, R.W., Conte, T.M., Hsia, A.H., Jain, A., Missert, N.A., Shukla, K., Tierney, B.D.: Special Session: Exploring the Ultimate Limits of Adiabatic Circuits. In: *38th International Conference on Computer Design 2020*, pp. 21–24. IEEE (2020).

5. Fredkin, E., Toffoli T.: Conservative logic. *International Journal of Theoretical Physics* 21(3), 219–253 (1982).
6. Frank, M.P.: Asynchronous ballistic reversible computing. In: *International Conference on Rebooting Computing 2017*, pp. 1–8. IEEE (2017).
7. Frank, M.P., Lewis, R.M., Missert, N.A., Wolak, M.A., Henry, M.D.: Asynchronous Ballistic Reversible Fluxon Logic. *IEEE Transactions on Applied Superconductivity* 29(5), 1–7. IEEE (2019).
8. Frank, M.P., Lewis, R.M., Missert, N.A., Henry, M.D., Wolak, M.A., DeBenedictis, E.P.: Semi-Automated Design of Functional Elements for a New Approach to Digital Superconducting Electronics: Methodology and Preliminary Results. In: *International Superconductive Electronics Conference 2019*, pp. 1–6. IEEE (2019).