Fast Optimal Load Balancing Algorithms for 1D Partitioning*

Ali Pinar  
Department of Computer Science  
University of Illinois at Urbana-Champaign  
alipinar@cse.uiuc.edu

Cevdet Aykanat  
Computer Engineering Department  
Bilkent University, Ankara, Turkey  
aykanat@cs.bilkent.edu.tr

Proposed running head: Fast Optimal Load Balancing for 1D Partitioning

Corresponding author: Assoc. Prof. Cevdet Aykanat  
Computer Engineering Department  
Bilkent University  
TR-06533, Ankara, TURKEY  
e-mail: aykanat@cs.bilkent.edu.tr  
tel: +90 (312) 290-1625  
fax: +90 (312) 266-4126

*This work is partially supported by The Scientific and Technical Research Council of Turkey under grant EEEAG-199E001
Abstract

One-dimensional decomposition of nonuniform workload arrays for optimal load balancing is investigated. The problem has been studied in the literature as "chains-on-chains partitioning" problem. Despite extensive research efforts, heuristics are still used in parallel computing community with the "hope" of good decompositions and the "myth" of exact algorithms being hard to implement and not runtime efficient. The main objective of this paper is to show that using exact algorithms instead of heuristics yields significant load balance improvements with negligible increase in preprocessing time. We provide detailed pseudocodes of our algorithms so that our results can be easily reproduced. We start with a review of literature on chains-on-chains partitioning problem. We propose improvements on these algorithms as well as efficient implementation tips. We also introduce novel algorithms, which are asymptotically and runtime efficient. We experimented with datasets from two different applications: Sparse matrix computations and Direct volume rendering. Experiments showed that the proposed algorithms are 100 times faster than a single sparse-matrix vector multiplication for 64-way decompositions on average. Experiments also verify that load balance can be significantly improved by using exact algorithms instead of heuristics. These two findings show that exact algorithms with efficient implementations discussed in this paper can effectively replace heuristics.

Key Words: one-dimensional partitioning; optimal load balancing; chains-on-chains partitioning; dynamic programming; iterative refinement; parametric search; parallel sparse matrix vector multiplication; image-space parallel volume rendering.
1 Introduction

In this work, we investigate block partitioning of possibly multi-dimensional nonuniform domains over one-dimensional (1D) workload arrays. The communication and synchronization overhead is assumed to be handled implicitly by the selection of proper partitioning and parallel computation schemes at the beginning, so that load balance is the only metric explicitly considered in the decomposition. The load balancing problem in the partitioning can be modeled as the chains-on-chains partitioning (CCP) problem with nonnegative task weights and unweighted edges between successive tasks. The objective of the CCP problem is to find a sequence of $K-1$ separator indices to divide a chain of $N$ tasks with associated computational weights into $K$ consecutive parts such that the bottleneck value—the load of the maximally loaded part—is minimized.

The first polynomial time algorithm for solving the CCP problem was proposed by Bokhari [4]. Bokhari’s $O(N^2K)$-time algorithm is based on finding a minimum path on a layered graph. Nicol and O’Hallaron [30] reduced the complexity to $O(N^2K)$ by decreasing the number of edges in the layered graph. The algorithm paradigms used in the following works can be classified as dynamic programming (DP), iterative refinement, and parametric search. Anily and Federgruen [1] initiated the DP approach with an $O(N^2K)$-time algorithm. Hansen and Lih [13] independently proposed an $O(N^2K)$-time algorithm. Choi and Narahari [6], and Olstad and Manne [34] introduced asymptotically faster $O(NK)$-time, and $O((N-K)K)$-time DP-based algorithms, respectively. Iterative refinement approach starts with a partition and iteratively tries to improve the solution. The $O((N-K)K \log K)$-time algorithm proposed by Manne and Sørevik [26] falls into this class.

The parametric-search approach relies on repeated probing for the existence of a partition with a bottleneck value no greater than a given value. Such a probing takes $\Theta(N)$ time since every task has to be examined. Since probing needs to be performed repeatedly, an individual probe can efficiently be performed in $O(K \lg N)$-time through binary search, after performing an initial prefix-sum operation in $\Theta(N)$-time for task chains with zero communication costs [17]. Later, $O(K \lg N)$-time probe algorithms were proposed to handle task chains with nonzero communication costs [19, 20, 21, 32]. Finally, the complexity of an individual probe call was reduced to $O(K \lg(N/K))$ by Han, Narahari, and Choi [12].

The parametric-search approach goes back to Iqbal’s [16, 20] work describing an $\epsilon$-approximate algorithm, which performs $O(\lg(W_{tot}/\epsilon))$ probe calls. Here, $W_{tot}$ denotes the total task weight and $\epsilon$ denotes the desired accuracy. Iqbal’s algorithm exploits the observation that the bottleneck value is in the range $[W_{tot}/K, W_{tot}]$, and performs a binary search in this range by making $O(\lg(W_{tot}/\epsilon))$ probe calls. This work was followed by several exact algorithms involving efficient schemes for the search over bottleneck values by considering only subchain weights. Nicol and O’Hallaron [30, 32] proposed a search scheme which requires at most $4N$ probe calls. Iqbal and Bokhari [21] relaxed the restriction of this algorithm [30, 32] on bounded task weight and communication cost, by proposing a condensation algorithm. Iqbal [18] and Nicol [32, 33] concurrently proposed an efficient search scheme which finds an optimal partition after only $O(K \lg N)$ probe calls.

Asymptotically best algorithms were proposed by Frederickson [7, 8] and Han, Narahari, and Choi [12].
Frederickson proposed an $O(N)$-time optimal algorithm using parametric search. Han et. al. proposed a recursive algorithm with complexity $O(N + K^{1+\varepsilon})$ for any small $\varepsilon > 0$. However, these two works have mostly centered around decreasing the asymptotic running time, disregarding the usefulness of the presented methods in application.

Despite these extensive research efforts on the solution of the CCP problem, heuristics are still commonly used in the parallel computing community. A recent research work [27] exists that is devoted to proposing efficient heuristics for the CCP problem. This attitude depends on the ease of implementation, efficiency, and expectation of “good” quality decompositions of heuristics, and the misconception that exact CCP algorithms are not affordable as a preprocessing step for efficient parallelization. This work proposes efficient exact CCP algorithms. The implementation details and the pseudocodes of the proposed algorithms are clearly presented so that they can easily be reproduced. In order to justify the use of the proposed algorithms, we also demonstrate that qualities of the decompositions obtained through heuristics substantially deviate from those of the optimal ones through experimental results on a wide range of real-world problems.

We run an effective heuristic, as a pre-processing step, to find a “good” upper bound on the optimal bottleneck value. Then, we exploit the lower and upper bounds on the optimal bottleneck value to restrict the search space for separator-index values. This separator-index bounding scheme is exploited in a static manner in the DP algorithm drastically reducing the number of table entries computed and referenced. A dynamic separator-index bounding scheme is proposed for parametric search algorithms. This scheme narrows separator-index ranges after each probe call. The upper bound on the optimal bottleneck value is also exploited to find a much better initial partition for the iterative-refinement algorithm proposed by Manne and Sørøevik [26]. We also propose a different iterative-refinement scheme, which is very fast for small to medium number of processors. The observations in the proposed iterative-refinement scheme is further exploited for incorporating the subchain-weight concept into Iqbal’s [16, 20] approximate bisection algorithm to make it an exact algorithm.

Two distinct application domains are investigated for experimental performance evaluation of the proposed algorithms. These are 1D decomposition of irregularly sparse matrices for parallel matrix-vector multiplication (SpMxV), and decomposition for image-space parallel volume rendering. SpMxV is the most time consuming operation in iterative solvers, which are widely used for the solution of sparse linear system of equations. Volume rendering is widely used for scientific visualization. Integer and real valued 1D workload arrays arising in the former and latter applications are the distinct features of these two applications. Furthermore, SpMxV, a fine-grain application, is exploited to demonstrate the feasibility of using optimal load balancing algorithms even in sparse-matrix decomposition. Experiments with the proposed CCP algorithms on a wide range of sparse test matrices show that 64-way decompositions can be achieved in 100 times less than a single SpMxV computation time, while producing 4 times better load imbalance values than the most effective heuristic, on average. Experimental results on volume rendering dataset show that exact algorithms can produce 3.8 times better 64-way decompositions than the most effective heuristic, while being only 11 percent slower, on average.
Existing load-balancing models for parallel iterative solvers consider only the SpMxV operations. In this work, we also propose a new load balancing model which considers both the SpMxV and linear vector operations. The proposed model enables the use of the CCP algorithms without any additional overhead.

In this work, we also consider the load–balancing problem for heterogeneous systems. We briefly mention about the modifications needed to enable the use of the proposed CCP algorithms for heterogeneous systems. Finally, we prove the NP-Completeness of the chains partitioning (CP) problem for heterogeneous systems, where processor permutation is allowed in subchain to processor assignment.

The organization of the paper is as follows. Section 2 presents CCP problem definition. A survey on the existing CCP algorithms is presented in Section 3. Proposed CCP algorithms are discussed in Section 4. Load-balancing applications used in experimentations are described in Section 5 and performance results are discussed in Section 6. Appendix A briefly presents proposed load-balancing model for iterative solvers, and Appendix B presents our discussion on CCP and CP problems for heterogeneous systems.

2 Preliminaries

In the CCP problem, a computational problem decomposed into a chain \( T = \langle t_1, t_2, \ldots, t_N \rangle \) of \( N \) task/modules with the associated positive computational weights \( W = \langle w_1, w_2, \ldots, w_N \rangle \) is to be mapped onto a chain \( \mathcal{P} = \langle P_1, P_2, \ldots, P_K \rangle \) of \( K \) homogeneous processors. A subchain of \( T \) is defined as any subset of contiguous tasks, and the subchain consisting of tasks \( \langle t_i, t_{i+1}, \ldots, t_j \rangle \) is denoted as \( T_{ij} \). Computational load \( W_{ij} \) of subchain \( T_{ij} \) is equal to \( W_{ij} = \sum_{j=i}^{j} w_j \). From the contiguity constraint, a partition \( \Pi \) should map contiguous subchains to contiguous processors. Hence, a \( K \)-way chain-partition \( \Pi_{NK} \) of a task chain \( T \) with \( N \) tasks onto a processor chain \( \mathcal{P} \) with \( K \) processors is described by a sequence \( \Pi_{NK} = \langle s_0, s_1, s_2, \ldots, s_K \rangle \) of \( K+1 \) separator indices, where \( s_0 \leq s_1 \leq s_2 \leq \cdots \leq s_K \) with \( s_0 = 0 \) and \( s_K = N \). Here, \( s_k \) denotes the index of the last task of the \( k \)th part mapped to processor \( P_k \) so that \( P_k \) gets the subchain \( T_{s_k-1+1,s_k} \) with load \( L_k = W_{s_k-1+1,s_k} \) for \( k = 1, 2, \ldots, K \). Hence, partition and mapping will be used interchangeably throughout the paper, since a partition \( \Pi \) also defines a mapping. Cost \( C(\Pi) \) of a partition \( \Pi \) is determined by the maximum processor execution time among all processors, i.e., \( C(\Pi) = B = \max_{1 \leq k \leq K} \{ L_k \} \). This \( B \) value of a partition is called its bottleneck value, and the processor/part defining it is called the bottleneck processor/part. Hence, the CCP problem can be defined as finding a mapping \( \Pi_{opt} \) which minimizes the bottleneck value \( B_{opt} = C(\Pi_{opt}) \).

3 Previous Work on the CCP Problem

Each CCP algorithm discussed in this section and Section 4 involves an initial prefix-sum operation on task-weight array \( W \) for the efficiency of subsequent subchain-weight computations. So, in the discussion of each algorithm, \( \mathcal{W} \) is used to refer to the prefix-summed \( W \)-array, where cost of this initial prefix-sum operation is considered in the complexity analysis. The presentation of all algorithms focus only on finding the bottleneck value \( B_{opt} \) of optimal partition(s). An optimal solution can be easily and efficiently constructed by making a PROBE(B_{opt}) call discussed in Section 3.4 after finding \( B_{opt} \). This approach avoids the overhead of maintaining additional information during the course of the algorithm needed to ease the construction of an optimal partition.
3.1 Heuristics

Most commonly used heuristic is based on recursive bisection (RB). RB achieves $K$-way partitioning through $\lg K$ bisection levels, where $K$ is a power of 2. At each bisection step in a level, the current chain is divided evenly into two subchains. Although optimal division can easily be achieved at every bisection step, the sequence of optimal bisections may lead to poor load balancing. RB can be efficiently implemented in $O(N + K \lg N)$ time, by first performing a prefix-sum operation on the workload array $W$, with complexity $O(N)$, and then making $K - 1$ binary searches in the prefix-summed $W$-array each with complexity $O(\lg N)$.

Miguet and Pierson [27] recently proposed two other heuristics. The first heuristic (H1) computes the separator values such that $s_k$ is the largest index where $W_{s_k} \leq kB^*$. Here, $B^* = W_{\text{tot}} / K$ is the ideal bottleneck value, and $W_{\text{tot}} = \sum_{i=1}^{N} w_i$ denotes the sum of all task weights. The second heuristic (H2), further refines the separator indices by incrementing each $s_k$ value found in H1 if $(W_{s_k+1} - kB^*) < (kB^* - W_{s_k})$. These two heuristics can also be implemented in $O(N + K \lg N)$ time, by performing $K - 1$ binary searches in the prefix-summed $W$-array.

Miguet and Pierson [27] have already proved the upper bounds on the bottleneck values of the partitions found by H1 and H2 as $B_{H1}, B_{H2} < B^* + w_{\text{max}}$, where $w_{\text{max}} = \max_{1 \leq k \leq N} \{w_i\}$ denotes the maximum task weight. The following lemma establishes a similar bound for the RB heuristic.

**Lemma 1.** Let $\Pi_{RB} = \langle s_0, s_1, \ldots, s_K \rangle$ be a partition constructed by the RB heuristic for a given CCP problem instance $(W, N, K)$. Then, $B_{RB} = C(\Pi_{RB})$ satisfies $B_{RB} \leq B^* + w_{\text{max}}(K - 1) / K$.

**Proof.** Consider the first bisection step. There exists an index $1 \leq i_1 \leq N$ such that both $W_{1,i_1-1}, W_{i_1+1,N} \leq W_{\text{tot}} / 2$ and both $W_{1,i_1-1} + w_{i_1} = W_{1,i_1}, W_{i_1+1,N} + w_{i_1} = W_{i_1,N} \geq W_{\text{tot}} / 2$. The worst case for RB occurs when $w_{i_1} = w_{\text{max}}$ and $W_{1,i_1-1} = W_{i_1+1,N} = (W_{\text{tot}} - w_{\text{max}}) / 2$. Without loss of generality, assume that $t_{i_1}$ is assigned to the left part so that $s_{K/2} = i_1$ and $W_{i_1, s_{K/2}} = W_{\text{tot}} / 2 + w_{\text{max}} / 2$. In a similar worst-case bisection of $T_{i_1, s_{K/2}}$, there exists an index $i_2$ such that $w_{i_2} = w_{\text{max}}$ and $W_{i_1, s_{K/2}} = (W_{\text{tot}} - w_{\text{max}}) / 4$, and $t_{i_2}$ is assigned to the left part so that $s_{K/4} = i_2$ and $W_{i_1, s_{K/4}} = (W_{\text{tot}} - w_{\text{max}}) / 4 + w_{\text{max}} = W_{\text{tot}} / 4 + (3/4)w_{\text{max}}$. For a sequence of $\lg K$ such worst case bisection steps on the left parts, processor $P_1$ will be the bottleneck processor with load $B_{RB} = W_{1,s_{1}} = W_{\text{tot}} / K + w_{\text{max}}(K - 1) / K$. \hfill \Box

3.2 Dynamic Programming

The overlapping subproblem space can be defined as $T_{i,k}$, for $k = 1, 2, \ldots, K$ and $i = k, k+1, \ldots, N-K+k$, where $T_{i,k}$ denotes the $k$-way CCP of the prefix task-subchain $T_{i,i} = \langle t_1, t_2, \ldots, t_i \rangle$ onto the prefix processor-subchain $P_{1,k} = \langle P_1, P_2, \ldots, P_k \rangle$. The lower and upper bounds on index $i$ for a particular $k$ are because of the fact that there is no merit in leaving a processor empty in any mapping. From this subproblem space definition, the optimal substructure property of the CCP problem can be shown by considering an optimal mapping $\Pi_{i,k} = \langle s_0, s_1, \ldots, s_k \rangle$ with a bottleneck value $B_{i,k} = C(\Pi_{i,k})$ for the CCP subproblem $T_{i,k}$. If the last processor is not the bottleneck processor in $\Pi_{i,k}$, then $\Pi_{i,k-1} = \langle s_0, s_1, \ldots, s_{k-1} \rangle$ should be an optimal mapping.
\[ \text{DP}(N, K) \]
\[
B[1, i] \leftarrow \mathcal{W}[i] \quad \text{for } i = 1, 2, \ldots, N; \\
\text{for } k = 2 \text{ to } K \text{ do} \\
\quad j \leftarrow k - 1; \\
\quad \text{for } i = k \text{ to } N - K + k \text{ do} \\
\quad \quad \text{if } \mathcal{W}[i] = \mathcal{W}[j] \geq B[k - 1, j] \text{ then} \\
\quad \quad \quad \text{repeat } j \leftarrow j + 1 \text{ until } \mathcal{W}[i] - \mathcal{W}[j] = B[k - 1, j]; \\
\quad \quad \quad \text{if } \mathcal{W}[i] - \mathcal{W}[j - 1] < B[k - 1, j] \text{ then} \\
\quad \quad \quad \quad j \leftarrow j - 1; \\
\quad \quad \quad \quad B[k, i] = \mathcal{W}[i] - \mathcal{W}[j]; \\
\quad \quad \text{else} \\
\quad \quad \quad B[k, i] = B[k - 1, j]; \\
\quad \quad \text{else} \\
\quad \quad \quad B[k, i] = B[k - 1, j]; \\
\quad \quad \text{return } B_{n+k} = B[K, N]. \\
\]

Figure 1: \( O((N-K)K) \)-time dynamic-programming algorithm proposed by Choi and Narahari [6], and Olstad and Manne [34].

for the subproblem \( T_{n-k+1}^{j-1} \). Hence, the recursive definition for the bottleneck value of an optimal mapping becomes

\[
B_k^i = \min_{1 \leq j \leq i} \left\{ \max\{B_{j-1}^{k-1}, W_{j+1,i}\} \right\}.
\]  

In (1), search for index \( j \) corresponds to search for separator \( s_{k-1} \) so that remaining subchain \( T_{j+1,i} \) is assigned to the last processor \( P_k \) in an optimal mapping \( \Pi_k \) of \( T_k \). The bottleneck value \( B_k^i \) of an optimal mapping can be computed using (1) in a bottom-up fashion starting from \( B_1^i = W_{1,i} \) for \( i = 1, 2, \ldots, N \). An initial prefix-sum on the workload array \( \mathcal{W} \) enables the constant-time computation of the subchain weight of the form \( W_{j+1,i} \)

through \( W_{j+1,i} = \mathcal{W}[i] - \mathcal{W}[j] \). Computing \( B_k^i \) using (1) takes \( O(N-k) \) time for each \( i \) and \( k \), and thus the algorithm takes \( O((N-K)^2 K) \) time since the number of distinct subproblems is equal to \( (N-K+1)K \).

Choi and Narahari [6], and Olstad and Manne [34] reduced the complexity of this scheme to \( O(N K) \) and \( O((N-K)K) \), respectively, by exploiting the following observations that hold for positive task weights. For a fixed \( k \) in (1), the minimum index value \( \hat{j}_k^i \) defining \( B_k^i \) cannot occur at a value less than the minimum index value \( j_{k-1}^i \) defining \( B_{k-1}^{i-1} \), i.e., \( j_{k-1}^i \leq \hat{j}_k^i \leq (i-1) \). Hence, the search for optimal \( \hat{j}_k^i \) can start from \( j_{k-1}^i \). In (1), \( B_{k-1}^i \) for a fixed \( k \) is a nondecreasing function of \( j \), and \( W_{j+1,i} \) for a fixed \( i \) is a decreasing function of \( j \) reducing to 0 at \( j = i \). So, two distinct cases occur in semi-closed interval \([j_{k-1}^i, i]\) for \( j \). If \( W_{j+1,i} > B_{k-1}^i \) initially then these two functions intersect in \([j_{k-1}^i, i]\). In this case, search for \( \hat{j}_k^i \) continues until \( W_{j+1,i} \leq B_{k-1}^i \) and then only \( j^* \) and \( j^* - 1 \) are considered for setting \( \hat{j}_k^i \) as \( j_k^i = j^* \) if \( B_{j}^i \leq W_{j,i} \) and \( j_k^i = j^* - 1 \) otherwise. Note that this scheme automatically detects \( j_k^i = j^* - 1 \) if \( W_{j+1,i} \) and \( B_{j-1}^{i-1} \) intersect in open interval \((i-1,i)\). If, however, \( W_{j+1,i} \leq B_{k-1}^i \) initially then \( B_{j-1}^{i-1} \) lies above \( W_{j+1,i} \) in closed interval \([j_{k-1}^i, i]\). In this case, the minimum value occurs at the first value of \( j \), i.e., \( \hat{j}_k^i = j_{k-1}^i \). These improvements lead to an \( O((N-K)K) \)-time algorithm since the computation of all \( B_k^i \) values for a fixed \( k \) makes \( O(N-K) \) references to already computed \( B_{k-1}^{i-1} \) values. Fig. 1 displays a run-time efficient implementation scheme of this \( O((N-K)K) \)-time DP algorithm, which avoids the explicit min-max operation required in (1). In Fig. 1, \( B_k^i \) values are stored in a table whose entries are computed in row-major order.
\[ \text{MS}(W, N, K) \]
\[ s_k \leftarrow k \text{ for } k \leftarrow 0, 1, \ldots, K-1; \quad s_K \leftarrow N; \]
\[ L_k \leftarrow w_k \text{ for } k \leftarrow 1, \ldots, K-1; \quad L_K \leftarrow \sum_{k=K}^{N} w_k; \]
repeat
\[ b \leftarrow \{ k \mid L_k \text{ is maximum over } 1 \leq k \leq K\}; \]
\[ B \leftarrow L_b; \]
if \( s_{b-1} + 1 = s_b \) then
\[ \text{exit the repeat-loop;} \]
\[ k \leftarrow b; \]
while \( L_k \geq B \text{ and } k > 1 \) do
\[ s_{b-1} \leftarrow s_{b-1} + 1; \]
\[ L_k \leftarrow L_k - w_{s_{b-1}}; \]
\[ L_{b-1} \leftarrow L_{b-1} + w_{s_{b-1}}; \]
if \( L_k < B \) then
\[ k \leftarrow k - 1; \]
until \( L_1 \geq B; \)
return \( B_{\text{opt}} \leftarrow B; \)

Figure 2: Iterative refinement algorithm proposed by Manne and Sorevik [26].

### 3.3 Iterative Refinement

The algorithm proposed by Manne and Sorevik [26], referred to here as the MS algorithm, is based on finding a sequence of non-optimal partitions such that there exists only one way each partition can be improved. For this purpose, they introduce a special kind of partition, namely the leftist partition (LP). Consider a partition \( \Pi \) such that \( P_k \) is the leftmost processor containing at least two tasks. \( \Pi \) is defined as an LP if increasing the load of any processor \( P_t \) that lies to the right of \( P_k \) by augmenting the last task of \( P_{k-1} \) to \( P_t \) makes \( P_t \) a bottleneck processor with a load greater than or equal to \( C(\Pi) \).

Let \( \Pi \) be an LP with bottleneck processor \( P_b \) and bottleneck value \( C(\Pi) = B = L_b \). If \( P_b \) contains only one task then \( \Pi \) is optimal. So, assume that \( P_b \) contains at least two tasks. The refinement step, which is shown by the inner while-loop in Fig. 2, then tries to find a new LP of lower cost by successively removing the first task of \( P_k \) and augmenting it to \( P_{k-1} \) for \( k = b, b - 1, \ldots \), until \( L_k < B \). Unsuccessful refinement occurs when the while-loop proceeds until \( k = 1 \) with \( L_k \geq B \). Manne and Sorevik [26] proved that a successful refinement of an LP gives a new LP and that LP must be optimal if the refinement is unsuccessful. So, an initial LP is needed to start the algorithm. As shown in Fig. 2, Manne and Sorevik [26] proposed to use an initial LP where the \( K-1 \) leftmost processors each have only one task and last processor contains the rest of the tasks.

The MS algorithm moves each separator index at most \( N-K \) times so that the total number of separator-index moves is \( O(K(N-K)) \). A max-heap is maintained for the processor loads to speed up the operation of finding a bottleneck processor at the beginning of each repeat-loop iteration. The cost of each separator-index move is \( O(\lg K) \) since it necessitates one decrease-key and one increase-key operations. So, the overall complexity of the MS algorithm is \( O(K(N-K)\lg K) \).

### 3.4 Parametric Search

The parametric-search approach relies on repeated probing for the existence of a partition \( \Pi \) with a bottleneck value no greater than a given \( B \) value, i.e., \( C(\Pi) \leq B \). The probe algorithms exploit the greedy-choice property on the existence and construction of \( \Pi \). The greedy choice here is to minimize the work remaining after loading processor \( P_k \) subject to \( L_k \leq B \) for \( k = 1, \ldots, K-1 \) in order. The PROBE\((B)\) functions given in Fig. 3 exploit
The performance of this algorithm deteriorates when \( \log B \) is ef

PROBE (B)

\[
\begin{align*}
    s_0 & \leftarrow 0; \quad k \leftarrow 1; \\
    Bsum & \leftarrow B; \\
    \text{while } k \leq K \text{ and } Bsum < W_{tot} \text{ do} \\
    & \quad s_k \leftarrow \text{BINSRCH}(W, s_{k-1}+1, N, Bsum); \\
    & \quad Bsum \leftarrow W[s_k]+B; \\
    & \quad k \leftarrow k+1; \\
    \text{if } Bsum \geq W_{tot} \text{ then} \\
    & \quad \text{return TRUE;} \text{ else} \\
    & \quad \text{return FALSE;} \\
\end{align*}
\]

(a)

\[
\begin{align*}
    s_0 & \leftarrow 0; \quad k \leftarrow 1; \quad \text{step} \leftarrow N/K; \\
    Bsum & \leftarrow B; \\
    \text{while } k \leq K \text{ and } Bsum < W_{tot} \text{ do} \\
    & \quad \text{step} \leftarrow \text{step} + N/K; \\
    & \quad s_k \leftarrow \text{BINSRCH}(W, \text{step} - N/K, \text{step}, Bsum); \\
    & \quad Bsum \leftarrow W[s_k]+B; \\
    & \quad k \leftarrow k+1; \\
    \text{if } Bsum \geq W_{tot} \text{ then} \\
    & \quad \text{return TRUE;} \text{ else} \\
    & \quad \text{return FALSE;} \\
\end{align*}
\]

(b)

Figure 3: (a) Standard probe algorithm with \( O(K \log_2 N) \) complexity, (b) \( O(K \log_2(N/K)) \)-time probe algorithm proposed by Han, Narahari, and Choi [12].

this greedy property as follows. PROBE finds the largest index \( s_1 \) so that \( W_{1,s_1} \leq B \), and assigns subchain \( T_{1,s_1} \) to processor \( P_1 \) with load \( L_1 = W_{1,s_1} \). Hence, the first task in the second processor is \( t_{s_1+1} \). PROBE then similarly finds the largest index \( s_2 \) so that \( W_{s_1+1,s_2} \leq B \), and assigns the subchain \( T_{s_1+1,s_2} \) to processor \( P_2 \) with load \( L_1 = W_{s_1+1,s_2} \). This process continues until either all tasks are assigned or the processors are exhausted. The former and latter cases denote the feasibility and infeasibility of \( B \), respectively.

Fig. 3(a) illustrates the standard probe algorithm. As seen in Fig. 3, the indices \( s_1, s_2, \ldots, s_{K-1} \) are efficiently found through binary search (BINSRCH) on the prefix-summed \( W \)-array. In this figure, BINSRCH(\( W,i, N, Bsum \)) searches \( W \) in the index range \([i, N]\) to compute the index \( i \leq j \leq N \) such that \( W[j] \leq Bsum \) and \( W[j+1] > Bsum \). The complexity of the standard probe algorithm is \( \sum_{k=0}^{K-1} \Theta(\log(N-s_k)) = O(K \log N) \). Han, Narahari and Choi [12] proposed an \( O(K \log N/K) \)-time probe algorithm (see Fig. 3(b)) exploiting \( K \) repeated binary searches on the same \( W \)-array with increasing search values. Their algorithm divides the chain into \( K \) subchains of equal length. At each probe call, a linear search is performed on the weights of the last tasks of these \( K \) subchains to find out in which subchain the search value could be, and then binary search is performed on the respective subchain of length \( N/K \). Note that since the probe search values always increase, linear search can be performed incrementally, that is search continues from the last subchain that was searched to the right. Thus, the total time for \( K \) searches on \( K \) numbers is only \( O(K) \). This means a total cost of \( O(K \log(N/K) + K) \) for \( K \) binary searches, and hence the probe function.

3.4.1 Bisection as an Approximation Algorithm

Let \( f(B) \) be the binary-valued function where \( f(B) = 1 \) if \( \text{PROBE}(B) \) is true and \( f(B) = 0 \) if \( \text{PROBE}(B) \) is false. It is clear that \( f(B) \) is nondecreasing in \( B \). It is also clear that \( B_{\text{opt}} \) lies between \( LB = B^* = W_{tot}/K \) and \( UB = W_{tot} \). These observations are exploited in the bisection algorithm leading to an efficient \( \epsilon \)-approximate algorithm, where \( \epsilon \) is the desired precision. Interval \([W_{tot}/K, W_{tot}]\) is conceptually discretized into \((W_{tot} - W_{tot}/K)/\epsilon \) bottleneck values, and binary search is used in this range to find the minimum feasible bottleneck value \( B_{\text{opt}} \). Fig. 4 illustrates the bisection algorithm. The bisection algorithm performs \( O(\log(W_{tot}/\epsilon)) \) \( \text{PROBE} \) calls and each \( \text{PROBE} \) call costs \( O(K \log(N/K)) \). Hence, the bisection algorithm runs in \( O(N + K \log(N/K) \log(W_{tot}/\epsilon)) \) time, where \( \Theta(N) \) cost comes from the initial prefix-sum operation on \( W \). The performance of this algorithm deteriorates when \( \log(W_{tot}/\epsilon) \) becomes comparable with \( N \).
\[ \epsilon\text{-BISECT}(W, N, K, \epsilon) \]

\[ LB \leftarrow B^*; \quad UB \leftarrow W_{\text{tot}}; \]

\[ \text{repeat} \]

\[ B \leftarrow (UB + LB) / 2; \]

\[ \text{if PROBE}(B) \text{ then} \]

\[ UB \leftarrow B; \]

\[ \text{else} \]

\[ LB \leftarrow B; \]

\[ \text{until } UB \leq LB + \epsilon; \]

\[ \text{return } B_{\text{opt}} \leftarrow UB; \]

Figure 4: Bisection as an \( \epsilon \)-approximation algorithm.

### 3.4.2 Nicol’s Algorithm

Nicol’s algorithm [33] exploits the fact that any candidate \( B \) value is equal to weight \( W_{i,j} \) of a subchain. The naïve solution is to generate all subchain weights of the form \( W_{i,j} \), sort them, and then use binary search to find the minimum \( W_{a,b} \) value for which \( \text{PROBE}(W_{a,b}) = \text{TRUE} \). Nicol’s algorithm efficiently searches for the earliest range \( W_{a,b} \) for which \( B_{\text{opt}} = W_{a,b} \) by considering each processor in order as a candidate bottleneck processor in an optimal mapping. Let \( \Pi_{\text{opt}} \) be the optimal mapping constructed by greedy \( \text{PROBE}(B_{\text{opt}}) \), and let processor \( P_k \) be the first bottleneck processor with load \( L_k = W_{s_k, s_{k+1}} = B_{\text{opt}} \) in \( \Pi_{\text{opt}} = \{s_0, s_1, \ldots, s_{b-1}, s_b, \ldots, s_K\} \).

Under these assumptions, this greedy construction of \( \Pi_{\text{opt}} \) ensures that each processor \( P_k \) preceding \( P_b \) is loaded as much as possible with \( L_k < B_{\text{opt}} \), for \( k = 1, 2, \ldots, b-1 \) in \( \Pi_{\text{opt}} \). Here, \( \text{PROBE}(L_k) = \text{FALSE} \) since \( L_k < B_{\text{opt}} \), and \( \text{PROBE}(L_k + w_{s_{k+1}}) = \text{TRUE} \) since adding one more task to processor \( P_k \) increases its load to \( L_k + w_{s_{k+1}} > B_{\text{opt}} \). Hence, if \( b = 1 \) (i.e., \( P_1 \) is a bottleneck processor) then \( s_1 \) is equal to the smallest index \( i_1 \) such that \( \text{PROBE}(W_{i_1, i_1}) = \text{TRUE} \), and \( B_{\text{opt}} = B_1 = W_{i_1, i_1} \). If, however, \( b > 1 \) then because of the greedy choice property \( P_1 \) should be loaded as much as possible without exceeding \( B_{\text{opt}} = B_b < B_1 \), which implies that \( s_1 = i_1 - 1 \) and hence \( L_1 = W_{s_1, i_1 - 1} \). If \( b = 2 \) then \( s_2 \) is equal to the smallest index \( i_2 \) such that \( \text{PROBE}(W_{i_2, i_2}) = \text{TRUE} \), and \( B_{\text{opt}} = B_2 = W_{i_2, i_2} \). If \( b > 2 \) then \( s_2 = i_2 - 1 \). This iterative process continues to compute \( i_b \) as the smallest index for which \( \text{PROBE}(W_{i_b, i_b}) = \text{TRUE} \) and save \( B_b = W_{i_b, i_b} \), for \( b = 1, 2, \ldots, K-1 \) with \( i_K = N \). Finally, optimal bottleneck value is selected as \( B_{\text{opt}} = \min_{1 \leq b \leq K} B_b \).

Fig. 5 illustrates Nicol’s algorithm. As seen in this figure, given \( i_{b-1}, i_b \) is found by performing a binary search over all subchain weights of the form \( W_{i_{b-1}, i_j} \), for \( i_{b-1} \leq j \leq N \), in the \( b \)th iteration of the for-loop. Hence, Nicol’s algorithm performs \( O(\lg N) \) \( \text{PROBE} \) calls to find \( i_b \) at iteration \( b \), and each \( \text{PROBE} \) call costs \( O(K \lg(N/K)) \). Thus, the cost of computing an individual \( B_b \) value is \( O(K \lg(N \lg(N/K))) \). Since \( K-1 \) such \( B_b \) values are computed, the overall complexity of Nicol’s algorithm is \( O(N + K^2 \lg(N \lg(N/K))) \), where the \( \theta(N) \) cost comes from the initial prefix-sum operation on \( W \).

Two possible implementations of Nicol’s algorithm are presented in Fig. 5. Fig. 5(a) illustrates a straightforward implementation. Fig. 5(b) illustrates a careful implementation, which maintains and exploits the information on the success or failure of previous probe calls to be able to determine the results of some future probes without invoking the \( \text{PROBE} \) function. As seen in Fig. 5(b), this information is efficiently maintained as an undetermined bottleneck-value range \( \langle LB, UB \rangle \), which is dynamically refined in the while-loop depending on the success or failure of the probe call. Any bottleneck value encountered outside the current range is immediately accepted or rejected without any probe calls. Although this simple scheme does not improve the complexity of the algorithm, it drastically reduces the number of probe calls thus drastically increasing the run-time performance as will be discussed in Section 6.
NICOL\( (W, N, K) \)
\( i_0 \leftarrow 1; \)
\[ \text{for } b = 1 \text{ to } K - 1 \text{ do} \]
\[ i\text{low} \leftarrow i_{b-1}; \ i\text{high} \leftarrow N; \]
\[ \text{while } i\text{low} < i\text{high} \text{ do} \]
\[ \text{mid} \leftarrow (i\text{low} + i\text{high}) / 2; \]
\[ B \leftarrow W[\text{mid}] - W[i_{b-1}-1]; \]
\[ \text{if } \text{PROBE} (B) \text{ then} \]
\[ i\text{high} \leftarrow \text{mid}; \]
\[ \text{else} \]
\[ i\text{low} \leftarrow \text{mid} + 1; \]
\[ i_b \leftarrow i\text{high}; \]
\[ B_b \leftarrow W[i_b] - W[i_{b-1}-1]; \]
\[ B_K \leftarrow W[N] - W[i_{K-1}-1]; \]
\[ \text{return } B_{\text{opt}} \leftarrow \min_{1 \leq k \leq K} \{B_k\}; \]

(a)

Figure 5: Nicol’s [33] algorithm: (a) straightforward implementation, (b) careful implementation with dynamic bottleneck-value bounding.

4 Proposed CCP Algorithms

4.1 Restricting the Search Space

The proposed CCP algorithms exploit lower and upper bounds on the optimal bottleneck value to restrict the search space for \( s_k \) separator values as a preprocessing step. Natural lower and upper bounds for the optimal bottleneck value \( B_{\text{opt}} \) of a given CCP problem instance \( (W, N, K) \) are \( LB = \max\{B^*, w_{\text{max}}\} \) and \( UB = B^* + w_{\text{max}} \), respectively. However, \( w_{\text{max}} < B^* \) in coarse grain parallelization \( (K \ll N) \) of most real-world applications. The presentation, here and hereafter, will be for \( w_{\text{max}} < B^* = LB \) even though all findings to be presented also become valid by replacing \( B^* \) with \( LB = \max\{B^*, w_{\text{max}}\} \). The following lemma describes how to use these natural bounds on \( B_{\text{opt}} \) to restrict the search space for the separator values.

**LEMMA 2.** For a given CCP problem instance \( (W, N, K) \), if \( B_f \) is a feasible bottleneck value in the range \([B^*, B^*+w_{\text{max}}]\), then there exists a partition \( \Pi = \{s_0, s_1, \ldots, s_K\} \) of cost \( C(\Pi) \leq B_f \) with \( SL_k \leq s_k \leq SH_k \), for \( k = 1, 2, \ldots, K-1 \), where \( SL_k \) and \( SH_k \) are, respectively, the smallest and largest indices such that

\[
W_{1,SL_k} \geq k (B^* - w_{\text{max}}(K-k)/K) \quad \text{and} \quad W_{1,SH_k} \leq k (B^* + w_{\text{max}}(K-k)/K).
\]

**PROOF.** Let \( B_f = B^* + w \), where \( 0 \leq w < w_{\text{max}} \). Partition \( \Pi \) can be constructed by \text{PROBE}(B), which loads the first \( k \) processors as much as possible subject to \( I_q \leq B_f \), for \( q = 1, 2, \ldots, k \). In the worst case, \( w_{sk+1} = w_{\text{max}} \) for each of the first \( k \) processors. So, we have \( W_{1,sk} \geq f(w) = k(B^* + w - w_{\text{max}}) \) for \( k = 1, 2, \ldots, K-1 \).

However, it should be possible to divide the remaining subchain \( T_{sk+1,N} \) into \( K-k \) parts without exceeding \( B_f \), i.e., \( W_{sk+1,N} \leq (K-k)(B^*+w) \). So, we also have \( W_{1,sk} \geq g(w) = W_{\text{tot}} - (K-k)(B^*+w) \). Note that \( f(w) \) is an increasing, whereas \( g(w) \) is a decreasing function of \( w \). Hence, the minimum of \( \max\{f(w), g(w)\} \) occurs at the intersection of \( f(w) \) and \( g(w) \), thus \( W_{1,sk} \geq k (B^* - w_{\text{max}}(K-k)/K) \).

For the proof of the upper bounds on \( s_k \) values, we can start with \( W_{1,sk} \leq f(w) = k(B^* + w) \) which holds
when \( I_q = B^* + w \) for \( q = 1, 2, \ldots, k \). However, the condition \( W_{2k+1,N} \geq (K - k)(B^* + w - \text{w}_{\text{max}}) \) ensures the feasibility of \( B_f = B^* + w \), since \( \text{PROBE}(B) \) can always load each of the remaining \((K - k)\) processors with \( B^* + w - \text{w}_{\text{max}} \). So, we also have \( W_{1,s_k} \leq g(w) = W_{1,c} - (K - k)(B^* + w - \text{w}_{\text{max}}) \). Here, \( f(w) \) is an increasing, whereas \( g(w) \) is a decreasing function of \( w \). By following similar steps, we can obtain \( W_{1,s_k} \leq k (B^* + \text{w}_{\text{max}}(K - k)/K) \).

\[ \square \]

**COROLLARY 3.** The separator range weights are \( \Delta W_k = \sum_{i=s_l}^{S_H h_k} w_i = W_{1,s} h_k - W_{1,s} l_k = 2 \text{w}_{\text{max}} k (K - k)/K \) with a maximum value \( K \text{w}_{\text{max}}/2 \) at \( k = K/2 \).

The use of this corollary requires finding \( \text{w}_{\text{max}} \), which brings an overhead equivalent to that of the prefix-sum operation, hence should be avoided. In this work, we propose and adopt a practical scheme to construct the bounds on separator indices. We run the RB heuristic to find a hopefully good bottleneck value \( B_{RB} \), and use \( B_{RB} \) as an upper bound for bottleneck values, i.e., \( UB = B_{RB} \). Then, we run \( LR-\text{PROBE}(B_{RB}) \) and \( RL-\text{PROBE}(B_{RB}) \) to construct two mappings \( \Pi^1 = \langle h_0^1, h_1^1, \ldots, h_k^1 \rangle \) and \( \Pi^2 = \langle \ell_0^2, \ell_1^2, \ldots, \ell_k^2 \rangle \) with \( C(\Pi^1), C(\Pi^2) \leq B_{RB} \). Here, \( LR-\text{PROBE} \) denotes the left-to-right probe given in Fig. 3, whereas \( RL-\text{PROBE} \) denotes a right-to-left probe function which can be considered as the dual of the \( LR-\text{PROBE} \). \( RL-\text{PROBE} \) exploits the greedy-choice property from right to left. That is, \( RL-\text{PROBE} \) assigns subchains from the right end towards the left end of the task chain to processors in the order \( P_{K-1}, P_{K-2}, \ldots, P_1 \). From these two mappings, lower and upper bound values for \( s_k \) separator indices are constructed as \( sL_k = \ell_k^2 \) and \( sH_k = h_k^1 \), respectively, for \( k = 1, \ldots, K-1 \). These bounds are further refined by running \( LR-\text{PROBE}(B^*) \) and \( RL-\text{PROBE}(B^*) \) to construct two mappings \( \Pi^3 = \langle \ell_0^3, \ell_1^3, \ldots, \ell_k^3 \rangle \) and \( \Pi^4 = \langle h_0^4, h_1^4, \ldots, h_k^4 \rangle \), and then defining \( sL_k = \max \{sL_k, \ell_k^3\} \) and \( sH_k = \min \{sH_k, h_k^4\} \) for \( k = 1, \ldots, K-1 \). Lemmas 4 and 5 prove the correctness of these bounds.

**LEMMA 4.** For a given CCP problem instance \((W, N, K)\) and a feasible bottleneck value \( B_f \), let \( \Pi^1 = \langle h_0^1, h_1^1, \ldots, h_k^1 \rangle \), \( \Pi^2 = \langle \ell_0^2, \ell_1^2, \ldots, \ell_k^2 \rangle \) be the partitions constructed by \( LR-\text{PROBE}(B_f) \), and \( RL-\text{PROBE}(B_f) \), respectively. Then, any partition \( \Pi = \langle s_0, s_1, \ldots, s_{K} \rangle \) of cost \( C(\Pi) = B \leq B_f \) satisfies \( \ell_k^2 \leq s_k \leq h_k^1 \).

**PROOF.** By the property of \( LR-\text{PROBE}(B_f) \), \( h_k^1 \) is the largest index where \( T_{s_k} \) can be partitioned into \( k \) parts without exceeding \( B_f \). If \( s_k > h_k^1 \), then the bottleneck value will exceed \( B_f \) and thus \( B \). By the property of \( RL-\text{PROBE}(B_f) \), \( \ell_k^2 \) is the smallest index where \( T_{s_k} \) can be partitioned into \( K - k \) parts without exceeding \( B_f \). If \( s_k < \ell_k^2 \), then the bottleneck value will exceed \( B_f \) and thus \( B \). \( \square \)

**LEMMA 5.** For a given CCP problem instance \((W, N, K)\), let \( \Pi^3 = \langle \ell_0^3, \ell_1^3, \ldots, \ell_k^3 \rangle \), \( \Pi^4 = \langle h_0^4, h_1^4, \ldots, h_k^4 \rangle \) be the partitions constructed by \( LR-\text{PROBE}(B^*) \), and \( RL-\text{PROBE}(B^*) \), respectively. Then, for any feasible bottleneck value \( B_f \), there exists a partition \( \Pi = \langle s_0, s_1, \ldots, s_{K} \rangle \) of cost \( C(\Pi) \leq B_f \) which satisfies \( \ell_k^3 \leq s_k \leq h_k^4 \).

**PROOF.** Consider the partition \( \Pi = \langle s_0, s_1, \ldots, s_{K} \rangle \) constructed by \( LR-\text{PROBE}(B_f) \). It is clear that this partition already satisfies the lower bounds, i.e., \( s_k \geq \ell_k^3 \). Assume that \( s_k > h_k^4 \), then the partition \( \Pi' \) obtained by moving \( s_k \) back to \( h_k^4 \) also yields a partition with cost \( C(\Pi') \leq B_f \), since \( T_{h_k^4+1,N} \) can be partitioned into \( K - k \) parts without exceeding \( B^* \). \( \square \)
The difference between Lemmas 4 and 5 is that the former ensures the existence of all partitions with cost less than or equal to $B_f$ within the given separator-index ranges, whereas the latter only ensures the existence of at least one such partition within the given ranges. The following corollary combines the results of these two lemmas.

**COROLLARY 6.** For a given CCP problem instance $(\mathcal{W}, N, K)$ and a feasible bottleneck value $B_f$, let $\Pi^1 = \langle h_0^1, h_1^1, \ldots, h_K^1 \rangle$, $\Pi^2 = \langle \ell_0^2, \ell_1^2, \ldots, \ell_K^2 \rangle$, $\Pi^3 = \langle h_0^3, h_1^3, \ldots, h_K^3 \rangle$, and $\Pi^4 = \langle h_0^4, h_1^4, \ldots, h_K^4 \rangle$ be the partitions constructed by LR-PROBE($B_f$), RL-PROBE($B_f$), LR-PROBE($B^*$), and RL-PROBE($B^*$), respectively. Then, for any feasible bottleneck value $B$ in the range $[B^*, B_f]$, there exists a partition $\Pi = \langle s_0, s_1, \ldots, s_K \rangle$ of cost $C(\Pi) \leq B$ with $S I_k \leq s_k \leq S H_k$, for $k = 1, 2, \ldots, K-1$, where $S I_k = \max\{\ell_k^2, \ell_k^3\}$ and $S H_k = \min\{h_k^1, h_k^4\}$.

**COROLLARY 7.** The separator range weights become $\Delta W_k = 2 \min\{k, K-k\} w_{\text{max}}$ in the worst case, with a maximum value $K w_{\text{max}}$ at $k = K/2$.

Lemma 2 and Corollary 6 directly infer the following theorem since $B^* \leq B_{\text{opt}} \leq B^* + w_{\text{max}}$.

**THEOREM 8.** For a given CCP problem instance $(\mathcal{W}, N, K)$, and $S I_k$ and $S H_k$ index bounds constructed according to Lemma 2 or Corollary 6, there exists an optimal partition $\Pi_{\text{opt}} = \langle s_0, s_1, \ldots, s_K \rangle$ with $S I_k \leq s_k \leq S H_k$, for $k = 1, 2, \ldots, K-1$.

Comparison of the separator range weights given in Lemma 2 and Corollary 6 shows that the separator range weights produced by the practical scheme described in Corollary 6 may be twice worse than those of Lemma 2 in the worst-case. However, this is only the worst-case behavior, and the practical scheme finds fairly better bounds since the ordering of the chain usually prevents the worst-case behavior, and $B_{BRB} < B^* + w_{\text{max}}$.

Experimental results given in Section 6 justify this expectation.

### 4.1.1 Complexity Analysis Models

Corollaries 3 and 7 give bounds on the weights of the separator-index ranges. However, we need bounds on the sizes of these separator-index ranges for the sake of computational complexity analysis of the proposed CCP algorithms. Here, the size $\Delta S_k = S H_k - S I_k + 1$ denotes the number of tasks within the $k$th range $[S I_k, S H_k]$.

Miguet and Pierson [27] propose the model $w_i = \theta(w_{\text{avg}})$ for $i = 1, 2, \ldots, N$ in order to prove that their H1 and H2 heuristics allocate $\theta(N/K)$ tasks to each processor. Here, $w_{\text{avg}} = W_{\text{tot}}/N$ denotes the average task weight. This assumption means that the weight of each task is not too far away from the average task weight. Using Corollaries 3 and 7, $w_i = \Omega(w_{\text{avg}})$ part of the model induces $\Delta S_k = O(K w_{\text{max}}/w_{\text{avg}})$. Moreover, $w_i = O(w_{\text{avg}})$ part of the model can be exploited to induce the optimistic bound $\Delta S_k = O(K)$. However, we find their model too restrictive, since the minimum and maximum task weights can substantially deviate from $w_{\text{avg}}$. Hence, we here establish a looser and more realistic model on the task weights, so that for any subchain $T_{i,j}$ with weight $W_{i,j}$ sufficiently larger than $w_{\text{max}}$, average task weight within the subchain $T_{i,j}$ satisfies $\Omega(w_{\text{avg}})$. That is, $\Delta S_k = j-i+1 = O(W_{i,j}/w_{\text{avg}})$. This model, referred to here as model $\mathcal{M}$, directly induces $\Delta S_k = O(K w_{\text{max}}/w_{\text{avg}})$, since $\Delta W_k = \Delta W_K/2 = K w_{\text{max}}/2$ for $k = 1, 2, \ldots, K-1$. 

11
ensures the existence of an optimal partition. As seen in Fig. 6, both cases are efficient for the correct computation of $\mathcal{B}^k_{i+1}$ values for $i = SL_{k+1}, SL_{k+1} + 1, \ldots, SH_{k+1}$ at the next row $k+1$.

As seen in Fig. 6, explicit range checking is not adopted in the proposed algorithm for the sake of utmost efficiency. However, the $j$-index may proceed beyond $SH_k$ to $SH_k + 1$ within the repeat-until-loop while computing $\mathcal{B}^k_{i+1}$ with $SL_{k+1} \leq i \leq SH_{k+1}$ in two cases. In both cases, functions $W_{j+1,i}$ and $B^k_j$ intersect in the open interval $(SH_k, SH_k + 1)$ so that $B^k_{j+1,i} < W_{SH_k+1,i}$ and $B^k_{SH_k+1} \geq W_{SH_k+2,i}$. In the first case, $i = SH_k + 1$ so that $W_{j+1,i}$ and $B^k_j$ intersect in $(i-1, i)$, which automatically implies that $B^k_{i+1} = W_{i-1,i}$ with $j^k_{i+1} = SL_k$ since $W_{i-1,i} < B^k_{i+1}$ as mentioned earlier in Section 3.2. In the second case, $i > SH_k$ for which Corollary 6 guarantees that $\mathcal{B}^k_{i+1} = W_{SL_k+1,i} \leq B^k_{SH_k+1}$ thus we can safely select $j^k_{i+1} = SL_k$. Note that $W_{SL_k+1,i} = B^k_{SH_k+1}$ may correspond to a case leading to another optimal partition with $j^k_{i+1} = s_{k+1} = SH_k + 1$. As seen in Fig. 6, both cases are efficiently resolved by simply storing $\infty$ to $B^k_{SH_k+1}$ as a sentinel. Hence, in such cases, the condition $W_{SH_k+1,i} < B^k_{SH_k+1} = \infty$ in the if-then statement following the repeat-until-loop statement always becomes true so that the $j$-index automatically moves back to $SH_k$. Note that the scheme of computing $B^k_{SH_k+1}$ for each row $k$, which seems to be a natural solution, does not work since the correct computation of $B^k_{SH_k+1}$ may necessitate more than one $B^k_j$ value beyond the $SH_k$ index bound.

The nice property of the DP approach is that it can be used to generate all optimal partitions by maintaining a $K \times N$ matrix to store the minimum $j^k_1$ index values defining the $B^k_j$ values at the expense of increased execution time and asymptotical increase in the space requirement. Recall that the index bounds $SL$ and $SH$ computed according to Corollary 6 restrict the search space for at least one optimal solution. The index bounds

Figure 6: Dynamic-programming algorithm with static separator-index bounding.

4.2 Dynamic-Programming Algorithm with Static Separator-Index Bounding

The proposed DP algorithm, referred to here as the DP+ algorithm, exploits the bounds on the separator indices for the efficient solution of the CCP problem. Figure 6 illustrates the proposed DP+ algorithm where input parameters $SL$ and $SH$ denote the index bound arrays, each of size $K$, computed according to Corollary 6 with $B_f = B_{RB}$. Note that $SL_K = SH_K = N$ since only $B[K, N]$ need to be computed in the last row. As seen in Fig. 6, only $B^k_j$ values for $j = SL_k, SL_k+1, \ldots, SH_k$ are computed at each row $k$ by exploiting Corollary 6 which ensures the existence of an optimal partition $\Pi_{opt} = \langle s_0, s_1, \ldots, s_K \rangle$ with $SL_k \leq s_k \leq SH_k$. Thus, only these $B^k_j$ values will be sufficient for the correct computation of $\mathcal{B}^k_{i+1}$ for $i = SL_{k+1}, SL_{k+1} + 1, \ldots, SH_{k+1}$ at the next row $k+1$.
can be computed according to Lemma 5 to serve that purpose, since the search space restricted by Lemma 5 includes all optimal solutions.

The running time of the proposed DP+ algorithm is $O(N + K \lg N) + \sum_{i=1}^{K} \Theta(S_{ik})$. Here, $\Theta(N)$ cost comes from the initial prefix-sum operation on the $W$ array, and $O(K \lg N)$ cost comes from the running time of the RB heuristic and computing the separator-index bounds $SL$ and $SH$ according to Corollary 6. Under model $\mathcal{M}$, $\Delta S_{ik} = O(K w_{max} / w_{avg})$, and hence the complexity is $O(N + K \lg N + K^2 w_{max} / w_{avg})$. The algorithm becomes linear in $N$, when the separator-index ranges do not overlap, and the condition $w_{max} < 2W_{tot}/K^2$ guarantees non-overlapping index ranges.

### 4.3 Iterative Refinement Algorithms

In this work, we improve the MS algorithm and propose a novel CCP algorithm, namely the bidding algorithm, which is run-time efficient for small-to-medium number of processors. The main difference between the MS and bidding algorithms is as follows: the MS algorithm moves along a sequence of feasible bottleneck values, whereas the bidding algorithm moves along a sequence of infeasible bottleneck values such that the first feasible bottleneck value becomes the optimal.

#### 4.3.1 Improving the MS Algorithm

The performance of the MS algorithm [26] strongly depends on the initial partition. The initial partition proposed by Manne and Sorevik [26] satisfies the leftist partition constraints. But it leads to very poor run-time performance. Here, we propose using the partition generated by PROBE($B^*$) as an initial partition. This partition is also a leftist partition, since moving any separator to the left will not help to decrease the load of the bottleneck processor. This simple observation leads to significant improvement in run-time performance of the algorithm. Also, using a heap as a priority queue does not give better run-time performance than using a running maximum despite its superior asymptotic complexity. In our implementation, we used a running maximum.

#### 4.3.2 Bidding Algorithm

This algorithm increases the bottleneck value in an incremental manner, starting from the ideal bottleneck value $B^*$, until it finds a feasible partition, which happens to be an optimal one. Consider a partition $\Pi_t = \langle s_0, s_1, \ldots, s_K \rangle$ constructed by PROBE($B_t$) for an infeasible $B_t$. After detecting the infeasibility of this $B_t$ value, the important issue is to determine the next larger bottleneck value $B$ to be investigated. Clearly, the separator indices of the partitions to be constructed by the future PROBE($B$) calls with $B > B_t$ will never be to the left of the respective separator indices of $\Pi_t$. Moreover, at least one of the separators should move to the right in the hope of feasibility, since load of the last processor determines the infeasibility of the current $B_t$ value (i.e., $L_K > B_t$). In order not to miss the smallest feasible bottleneck value, the next larger $B$ value is computed by selecting the minimum of the processor loads that will be obtained by moving the end-index of every processor to right by one position. That is, the next larger $B$ value is equal to $\min \{ \min_{1 \leq k < K} \{ L_k + w_{3k+1} \}, L_K \}$. Here, we call the $L_k + w_{3k+1}$ value as the bid of processor $P_k$, which refers to the load of $P_k$ if the first task $t_{3k+1}$ of
The next processor is augmented to $P_k$. Note that the bid of the last processor $P_K$ is equal to the load of the remaining tasks. If the best bid $B$ comes from processor $P_i$, probing with new $B$ is performed only for the remaining processors $\langle P_b, P_{b+1}, \ldots, P_k \rangle$ in the suffix $\mathcal{W}_{s_{b+1}}:N$ of the prefix-summed $\mathcal{W}$-array.

The bidding algorithm is presented in Fig. 7. The innermost while-loop implements a linear probing scheme, such that the new positions of the separators are determined by moving them to the right, one by one. This linear probing scheme is selected since the new positions of the separators are likely to be in a close neighborhood of the previous ones. Note that binary search is used only for setting the separator indices for the first time. After the separator index $s_k$ is set for processor $P_k$ during linear probing, the repeat-until-loop terminates if it is not possible to partition the remaining subchain $T_{s_{k+1}:N}$ into $K-k$ processors without exceeding the current $B$ value, i.e., $r_{\text{bid}} = \frac{I_r}{K-k} > B$, where $I_r$ denotes the weight of the remaining subchain. In this case, the next larger $B$ value is determined by considering the best bid among the first $k$ processors and $r_{\text{bid}}$.

As seen in Fig. 7, we maintain a prefix-minimum array $\text{BIDS}$ for computing the next larger $B$ value. Here, $\text{BIDS}$ is an array of records of length $K$, where $\text{BIDS}[k].B$ and $\text{BIDS}[k].b$ store the best bid value of the first $k$ processors and the index of the processor defining it, respectively. $\text{BIDS}[0]$ is used to enable running prefix-minimum operation.

The complexity of the bidding algorithm for integer task weights under model $\mathcal{M}$ is $O(K \log N + K \max w + K^2(\max w/\text{avg}))$. Here, $O(K \log N)$ cost comes from the initial settings of separators through binary search. The $B$ value is increased at most $B_{\text{opt}} - B^* < \max w$ times, and each time the next $B$ value can be computed in $O(K)$ time, which induces the cost $O(K \max w)$. The total area scanned by the separators is at most $O(K^2(\max w/\text{avg}))$. For non-integer task weights, the complexity can reach to $O(K \log N + K^3(\max w/\text{avg}))$.
\[ e\text{-BISECT}^+ (W,N,SL,SH,K) \]
\[
\begin{align*}
LB & \leftarrow B^*; \\
UB & \leftarrow B_{RB}; \\
\text{repeat} \\
B_t & \leftarrow (UB + LB) / 2; \\
& \text{if } RPROBE (B_t) \text{ then} \\
& \quad \text{for } k \leftarrow 1 \text{ to } K - 1 \text{ do } SH_k \leftarrow s_k; \\
& \quad UB \leftarrow B_t; \\
& \quad \text{else} \\
& \quad \text{for } k \leftarrow 1 \text{ to } K - 1 \text{ do } SL_k \leftarrow s_k; \\
& \quad LB \leftarrow B_t; \\
& \quad \text{until } UB \leq LB + \epsilon; \\
& \text{return } B_{\text{opt}} \leftarrow UB;
\end{align*}
\]

Figure 8: Bisection as an \( e \)-approximation algorithm with dynamic separator-index bounding.

in the worst case, which occurs when only one separator index moves to the right by one position at each \( B \) value. We should note here that the use of a min-heap for finding the next \( B \) value enables terminating a repeat-loop iteration as soon as a separator-index does not move. The trade-off in this scheme is the \( O(\lg K) \) cost to incur at each separator-index move because of the respective key-update operation on the heap. We have also implemented this scheme and experimentally verified that it increases the overall execution time in the CCP instances tested in Section 6.

4.4 Parametric Search Algorithms

In this work, we exploit the theoretical findings given in Section 4.1 to propose an improved probe algorithm. The improved algorithm, referred to here as the restricted probe (RPROBE), exploits the bounds computed according to Corollary 6 (with \( B_f = B_{RB} \)) to restrict the search space for \( s_k \) separator values during the binary searches in the prefix-summed \( \mathcal{W} \)-array. That is, \( \text{BINSRCH}(\mathcal{W},SL_k,SH_k,B_{\text{sum}}) \) in RPROBE searches \( \mathcal{W} \) in the index range \([SL_k,SH_k]\) to find the index \( SL_k \leq s_k \leq SH_k \) such that \( \mathcal{W}[s_k] \leq B_{\text{sum}} \) and \( \mathcal{W}[s_k + 1] > B_{\text{sum}} \) through binary search. This scheme reduces the complexity of an individual probe call to

\[
\sum_{k=1}^{K} \Theta(\lg \Delta_k) = O(K \lg K + K \lg(w_{\text{max}}/w_{\text{avg}}))
\]

by the results of Corollaries 3 and 7. Note that complexity of RPROBE reduces to \( O(\lg K) \) for sufficiently large \( K \) where \( K = \Omega(w_{\text{max}}/w_{\text{avg}}) \). Figs. 8, 9 and 10 illustrate the RPROBE algorithms tailored for the respective parametric-search algorithms.

4.4.1 Approximate Bisection Algorithm with Dynamic Separator-Index Bounding

Proposed bisection algorithm, illustrated in Fig. 8, searches the space of bottleneck values in \([B^*,B_{RB}]\) range as opposed to \([B^*,W_{\text{tot}}]\). In this algorithm, if \( \text{PROBE}(B_t) = \text{TRUE} \), then the search space is restricted to \( B \leq B_t \) values, and if \( \text{PROBE}(B_t) = \text{FALSE} \), then the search space is restricted to \( B > B_t \) values. In this work, we exploit this simple observation to propose and develop a dynamic probing scheme to increase the efficiency of successive PROBE calls, by modifying the separator index-bounds depending on the success and the failure of the probes. Let \( \Pi_t = \langle t_0, t_1, \ldots, t_K \rangle \) be the partition constructed by \( \text{PROBE}(B_t) \). Any future \( \text{PROBE}(B) \) call with \( B \leq B_t \) will set the \( s_k \) indices with \( s_k \leq t_k \). Thus, the search space for \( s_k \) can be restricted to those indices less than or equal to \( t_k \). Similarly, any future \( \text{PROBE}(B) \) call with \( B \geq B_t \) will set the \( s_k \) indices with \( s_k \geq t_k \). Thus, the search space for \( s_k \) can be restricted to those indices greater than or equal to \( t_k \).

As illustrated in Fig. 8, dynamic update of separator-index bounds can be performed in \( \Theta(K) \) time through a
EXACT-BISECT \((W, N, SL, SH, K)\)

\[ LB \leftarrow B^*; \quad UB \leftarrow B_{RD}; \]

\textbf{repeat}

\[ B_k \leftarrow (UB + LB) / 2; \]

\textbf{if} RPROBE \((B_k)\) \textbf{then}

\[ \textbf{for} \ k \leftarrow 1 \text{ to } K - 1 \text{ do} \]

\[ SH_k \leftarrow s_k; \]

\[ UB \leftarrow \max_{1 \leq k \leq K} \{ L_k \}; \]

\textbf{else}

\[ \textbf{for} \ k \leftarrow 1 \text{ to } K - 1 \text{ do} \]

\[ SH_k \leftarrow s_k; \]

\[ LB \leftarrow \min \{ \min_{1 \leq k \leq K} \{ L_k + w_{s_k + 1} \}, L_K \} \]

\textbf{until} UB = LB;

\textbf{return} \( B_{opt} \leftarrow UB; \)

RPROBE \((B)\)

\[ B_{sum} \leftarrow B; \]

\textbf{for} \( k \leftarrow 1 \text{ to } K - 1 \text{ do} \)

\[ s_k \leftarrow \text{BINSrch} \((W, SL_k, SH_k, B_{sum})\); \]

\[ B_{sum} \leftarrow W[s_k] + B; \]

\[ L_k \leftarrow W[s_k] - W[s_{k-1}]; \]

\[ L_K \leftarrow W[N] - W[s_{K-1}]; \]

\textbf{if} \( L_K \leq B \) \textbf{then}

\[ \textbf{return} \ TRUE \]

\textbf{else}

\[ \textbf{return} \ FALSE \]

Figure 9: Exact bisection algorithm with dynamic separator-index bounding.

simple \textit{for-loop} over \( SL \) or \( SH \) arrays depending on failure or success of \textsc{Rprobe}(B_0), respectively. However, in our implementation, this update is efficiently achieved in \( O(1) \) time through the pointer assignment \( SL \leftarrow \Pi \) or \( SH \leftarrow \Pi \) depending on failure or success of the \textsc{Rprobe}(B_0).

Similar to the \( \epsilon \)-\textsc{Bisect} algorithm, the proposed \( \epsilon \)-\textsc{Bisect+} algorithm is also an \( \epsilon \)-approximation algorithm for general workload arrays. However, both \( \epsilon \)-\textsc{Bisect} and \( \epsilon \)-\textsc{Bisect+} algorithms become exact algorithm for integer-valued workload arrays by setting \( \epsilon = 1 \). As shown in Lemma 1, \( B_{RB} < B^* + w_{max} \). Hence, for integer-valued workload arrays the maximum number of probe calls in the \( \epsilon \)-\textsc{Bisect+} algorithm is \( \lg w_{max} \), thus the overall complexity is \( O(N + K \lg N + \lg(w_{max})(K \lg K + K \lg(w_{max}/w_{avg})) \) under model \( \mathcal{M} \). Here, \( \theta(N) \) cost comes from the initial prefix-sum operation on the \( W \) array, and \( O(K \lg N) \) cost comes from the running time of the RB heuristic and computing the separator-index bounds \( SL \) and \( SH \) according to Corollary 6.

4.4.2 Bisection as an Exact Algorithm

In this work, we enhance the bisection algorithm to be an exact algorithm for general workload arrays by appropriate update of the lower and upper bounds after each probe call. The idea is to move the upper and lower bounds on the value of an optimal solution to a realizable bottleneck value, i.e., the total weight of a subchain of \( W \) after each probe call. This reduces the search space to the finite set of realizable bottleneck values, as opposed to the infinite space of bottleneck values defined by a range \([L_B, U_B]\). Each bisection step is designed to eliminate at least one candidate value, thus the algorithm terminates in finite number of steps to find the optimal bottleneck value.

After a probe call \textsc{Rprobe}(B_t), current upper bound value \( UB \) is modified if \textsc{Rprobe}(B_t) succeeds. Note that \textsc{Rprobe}(B_t) not only determines the feasibility of \( B_t \), but also constructs a partition \( \Pi_t \) with \( \text{cost}(\Pi_t) \leq B_t \). Instead of reducing the upper bound \( UB \) to \( B_t \) we can further reduce \( UB \) to the bottleneck value \( B = \text{cost}(\Pi_t) \leq B_t \) of the partition \( \Pi_t \) constructed by \textsc{Rprobe}(B_t). Similarly, current lower bound \( LB \) is modified when \textsc{Rprobe}(B_t) fails. In this case, instead of increasing the lower bound \( LB \) to \( B_t \), we can exploit the partition \( \Pi_t \) constructed by \textsc{Rprobe}(B_t) to increase \( LB \) further to the smallest realizable bottleneck value \( B \) greater than \( B_t \). How to compute this value is already described in our bidding algorithm:

\[ B = \min \{ \min_{1 \leq k \leq K} \{ L_k + w_{s_k + 1} \}, L_K \} \]

where \( L_k \) denotes the load of processor \( P_k \) in \( \Pi_t \). Fig. 9 presents the pseudocode of our algorithm.

Each bisection step divides the set of candidate realizable bottleneck values into two sets, and eliminates
one. The initial set can have a size between 1 and \(N^2\), initial number of realizable bottleneck values. Assuming that they are equally likely (a more even distribution is likely if \(B_t\) is chosen as the medium of \(LB\) and \(UB\)), the expected complexity of the algorithm will be

\[
T(N) = \frac{1}{N^2} \sum_{i=1}^{N^2} T(i) + O(K \log K + K \log(w_{\text{max}}/w_{\text{avg}})),
\]

which has the solution \(O(K \log K \log N + K \log N \log(w_{\text{max}}/w_{\text{avg}}))\). Here, \(O(K \log K + K \log(w_{\text{max}}/w_{\text{avg}}))\) is the cost of a probe operation, and \(\log N\) is the expected number of probe calls. Thus, the overall complexity becomes \(O(N + K \log K \log N + K \log N \log(w_{\text{max}}/w_{\text{avg}}))\), where \(\theta(N)\) cost comes from the initial prefix-sum operation on the \(W\) array.

### 4.4.3 Improving Nicol’s Algorithm as a Divide-and-Conquer Algorithm

The theoretical findings presented in previous sections can be exploited at different levels to introduce improvement to the performance of Nicol’s algorithm. The obvious improvement is to use the proposed restricted probe function instead of the conventional probe functions. The careful implementation scheme given in Fig. 5(b) enables the use of dynamic separator-index bounding. In this work, we exploit the idea behind the bisection algorithm to propose an efficient divide-and-conquer approach for Nicol’s algorithm for further improvement.

Consider the sequence of probes of the form \(\text{PROBE}(W_{i,j})\) performed by Nicol’s algorithm for processor \(P_1\) to find the smallest index \(j = i_1\) such that \(\text{PROBE}(W_{i_1,j}) = \text{TRUE}\). Starting from a naive bottleneck-value range \((LB_0 = 0, UB_0 = W_{\text{max}})\), the success and failure of these probe calls can be exploited to narrow this range to \((LB_1, UB_1)\). That is, each \(\text{PROBE}(W_{i_1,j}) = \text{TRUE}\) decreases the upper bound to \(W_{i_1,j}\) and each \(\text{PROBE}(W_{i_1,j}) = \text{FALSE}\) increases the lower bound to \(W_{i_1,j}\). It is clear that we will have \((LB_1 = W_{i_1,1}, UB_1 = W_{i_1,i_1})\) at the end of this search process for processor \(P_1\). Now, consider the sequence of probes of the form \(\text{PROBE}(W_{i_1,j})\) performed for processor \(P_2\) to find the smallest index \(j = i_2\) such that \(\text{PROBE}(W_{i_1,i_2}) = \text{TRUE}\).

Our key observation is that the partition \(\Pi_t = \langle 0, t_1, t_2, \ldots, t_{k-1}, N \rangle\) to be constructed by any \(\text{PROBE}(B_t)\) with \(LB_1 < B_t = W_{i_1,j} < UB_1\) will satisfy \(t_1 = i_1 - 1\) since \(W_{i_1,i_1 - 1} < B_t < W_{i_1,i_1}\). Hence, probe calls with \(LB_1 < B_t < UB_1\) for processor \(P_2\) can be restricted to be performed in \(W_{i_1,N}\), where \(W_{i_1:N}\) denotes the \((N - i_1 + 1)\)th suffix of the prefix-summed \(W\) array. This simple yet effective scheme leads to an efficient divide-and-conquer algorithm as follows. Let \(T_i^{K-k}\) denote the CCP subproblem of \((K-k)\)-way partitioning of the \((N-i+1)\)th suffix \(T_{i,N} = \langle t_i, t_{i+1}, \ldots, t_N \rangle\) of the task chain \(T\) onto the \((K-k)\)th suffix \(\mathcal{P}_{k,K} = \langle P_{k+1}, P_{k+2}, \ldots, P_K \rangle\) of the processor chain \(P\). Once the index \(i_1\) for processor \(P_1\) is computed, the optimal bottleneck value \(B_{opt}\) can be defined by either \(W_{i_1,i_1}\) or the bottleneck value of an optimal \((K-1)\)-way partitioning of the suffix subchain \(T_{i_1,N}\). That is, \(B_{opt} = \min\{B_t = W_{i_1,i_1}, C(\Pi_i^{K-1})\}\). Proceeding this way, once the indices \(\langle i_1, i_2, \ldots, i_k \rangle\) for the first \(k\) processors \(\langle P_1, P_2, \ldots, P_k \rangle\) are determined, \(B_{opt} = \min\{\min_{k \leq l \leq k} \{B_{i_1} = W_{i_1,i_1}, C(\Pi_i^{K-k})\}\}\).

This divide-and-conquer approach is presented in Fig. 10. At the \(b\)th iteration of the outer \textit{for-loop}, given \(i_{b-1}, i_b\) is found in the inner \textit{while-loop} by conducting probes on \(W_{i_{b-1},N}\) to compute \(B_{b} = W_{i_{b-1},i_b}\). As seen in Fig. 10, the dynamic bounds on the separator indices are exploited in two distinct ways according to Theorem 8. First, the restricted probe function \(R\text{PROBE}\) is used for probing. Second, the search space for the bottleneck
Consider parallelization of SpMxV operations of the form \( A^T x \). The parallelization requires partitioning and distribution of the sparse matrix. Two possible 1D sparse-matrix partitioning schemes are rowwise striping (RS) and columnwise striping (CS). Consider parallelization of SpMxV operations of the form \( y = Ax \) in an iterative solver, where \( A \) is an \( N \times N \) sparse matrix, and \( y \) and \( x \) are \( N \times 1 \) vectors. In RS, processor \( P_k \) owns the \( k \)th row stripe \( A_{rk}^T \) of \( A \) and it is responsible for computing \( y_k = A_{rk}^T x \), where \( y_k \) denotes the \( k \)th stripe of vector \( y \). In CS, processor \( P_k \) owns the \( k \)th column stripe \( A_{kc}^T \) of \( A \) and is responsible for computing \( y^k = A_{kc}^T x \), where \( y = \sum_{k=1}^{K} y^k \). All vectors used in the solver are divided conformally with row or column partitioning in the RS or CS schemes.
respectively, in order to avoid the communication of vector components during the linear vector operations. The RS and CS schemes require communication before or after the local SpMxV computations, thus they can also be considered as pre and post communication schemes, respectively. In RS, each task $t_i \in T$ corresponds to the atomic task of computing the inner-product of row $i$ of matrix $A$ with the column vector $x$. In CS, each task $t_i \in T$ corresponds to the atomic task of computing the sparse DAXPY operation $y = y + x_i a_{wi}$, where $a_{wi}$ denotes the $i$th column of $A$. Hence, each nonzero entry in a row and column of $A$ incurs a multiply-and-add operation during the local SpMxV computations. Thus, computational load $w_i$ of task $t_i$ is the number of nonzero entries in row $i$ (column $i$) in the RS (CS) scheme. So, the load balancing problem in the rowwise and columnwise block partitioning of a sparse matrix in the given ordering can be modeled as the CCP problem.

In RS (CS), by allowing only row (column) reordering, the load balancing problem can be described as the number partitioning problem, which is known to be NP-Hard [10]. By allowing both row and column reordering, the problem of minimizing communication overhead while maintaining load balance can be described as graph and hypergraph partitioning problems [5, 14], which are also known to be NP-Hard [9, 25]. However, possibly high preprocessing overhead involved in these models may not be justified in some applications. If the partitioner is to be used as a run-time library in a parallelizing compiler for a data-parallel programming language [39, 41], row and column reordering lead to high memory requirement due to the irregular mapping table and extra level of indirection in locating distributed data during each multiply-and-add operation [40]. Furthermore, in some applications, the natural row and column ordering of the sparse matrix may already be likely to induce small communication overhead (e.g., banded matrices).

The proposed CCP algorithms are surprisingly fast such that the initial prefix-sum operation dominates their execution times in sparse-matrix partitioning. In this work, we exploit compressed storage schemes of sparse matrices to avoid the initial prefix-sum operation as follows: We assume the use of compressed row storage (CRS) and compressed column storage (CCS) schemes for rowwise and columnwise striped, respectively. In CRS, an array DATA of length NZ stores nonzeros of matrix $A$, in row-major order, where $NZ = W_{tot}$ denotes the total number of nonzeros in $A$. An index array COL of length NZ stores the column indices of the respective nonzeros in array DATA. Another index array ROW of length $N+1$ stores the starting indices of the respective rows in the other two arrays. Hence, any subchain weight $W_{i;j}$ can be efficiently computed using $W_{i;j} = \text{ROW}[j+1] - \text{ROW}[i]$ in $O(1)$ time without any preprocessing overhead. CCS is similar to CRS with rows and columns interchanged, thus $W_{i;j}$ is computed using $W_{i;j} = \text{COL}[j+1] - \text{COL}[i]$ in $O(1)$ time.

5.2 Sort-First Parallel Direct Volume Rendering

Direct volume rendering (DVR) methods are widely used in rendering unstructured volumetric grids for visualization and interpretation of computer simulations performed for investigating physical phenomena in various fields of science and engineering. A DVR application contains two interacting domains: object space and image space. Object space is a 3D domain containing the volume data to be visualized. Image space (screen) is a 2D domain containing pixels from which rays are shot into the 3D object domain to determine the color
values of the respective pixels. Based on these domains, there are basically two approaches for data parallel DVR: image-space and object-space parallelism, which are also called as sort-first and sort-last parallelism according to the taxonomy based on the point of data redistribution point in the rendering pipeline [28]. Pixels or pixel blocks constitute the atomic tasks in sort-first parallelism, whereas volume elements (primitives) constitute the atomic tasks in sort-last parallelism.

In sort-first parallel DVR, screen is decomposed into regions and each region is assigned to a separate processor for local rendering. The primitives, whose projection areas intersect more than one region, are replicated in the processors assigned to those regions. Sort-first parallelism is a promising approach since each processor generates a complete image for its local screen subregion. However, it faces load-balancing problems in the DVR of unstructured grids due to uneven on-screen primitive distribution.

Image-space decomposition schemes for sort-first parallel DVR can be classified as static and adaptive [24]. Static decomposition is a view-independent scheme and the load-balancing problem is solved implicitly by scattered assignment of pixels or pixel blocks. Load-balancing performance of this scheme depends on the assumption that neighbor pixels are likely to have equal workload since they are likely to have similar views of the volume. As the scattered assignment scheme assigns adjacent pixels or pixel blocks to different processors, it disturbs image-space coherency and increases the amount of primitive replication. Adaptive decomposition is a view-dependent scheme and load-balancing problem is solved explicitly by using the primitive distribution on the screen.

In adaptive image-space decomposition, the number of primitives with bounding-box approximation is taken to be the workload of a screen region. Primitives constituting the volume are tallied to a 2D coarse mesh superimposed on the screen. Some primitives may intersect multiple cells. The inverse-area heuristic [29] is used to decrease the amount of errors due to counting such primitives many times. Each primitive increments the weight of each cell it intersects by a value inversely proportional to the number of cells the primitive intersects. In this heuristic, if we assume that there are no shared primitives among screen regions, the sum of the weights of individual mesh cells forming a region gives the number of primitives in that region. However, shared primitives may still cause some errors, but such errors are much less than counting such primitives multiple times while adding mesh-cell weights.

Minimizing the perimeter of the resulting regions in the decomposition is expected to minimize the communication overhead due to the shared primitives. 1D decomposition, i.e., horizontal and vertical striping of the screen, suffer from unscalability. Hilbert space-filling curve [35] is widely used for 2D decomposition of 2D non-uniform workloads. In this scheme [24], the 2D coarse mesh superimposed on the screen is traversed according to the Hilbert curve to map the 2D coarse mesh to a 1D chain of mesh cells. Load-balancing problem in this decomposition scheme reduces to the CCP problem. Using Hilbert curve as the space-filling curve is an implicit effort towards reducing the total perimeter since Hilbert curve avoids jumps during the traversal of the 2D coarse mesh. Note that 1D workload array to be used for partitioning is a real-valued array because of the inverse-area heuristic used for computing the weights of the coarse-mesh cells.
Table 1: Properties of the test set.

<table>
<thead>
<tr>
<th>SPARSE-MATRIX DATASET</th>
<th>DIRECT VOLUME RENDERING (DVR) DATASET</th>
</tr>
</thead>
<tbody>
<tr>
<td>name</td>
<td># of tasks</td>
</tr>
<tr>
<td></td>
<td>(N)</td>
</tr>
<tr>
<td>NL</td>
<td>7039</td>
</tr>
<tr>
<td>cre-d</td>
<td>8926</td>
</tr>
<tr>
<td>CQ9</td>
<td>9278</td>
</tr>
<tr>
<td>ken-11</td>
<td>14694</td>
</tr>
<tr>
<td>mod2</td>
<td>34774</td>
</tr>
<tr>
<td>world</td>
<td>34506</td>
</tr>
</tbody>
</table>

6 Experimental Results

All CCP algorithms were implemented in C language. All experiments were carried out on a workstation equipped with a 133MHz PowerPC and 64 MB of memory. We have experimented \(K = 16, 32, 64, 128, 256\) way partitioning of each test data.

The dataset for sparse-matrix decomposition comes from sparse test matrices arising in linear programming problems obtained from Netlib suite [11] and IOWA Optimization Center [15]. The sparsity pattern of these matrices are obtained by multiplying the respective rectangular constraint matrices with their transposes. Hence, load balancing in the rowwise and columnwise decompositions are equivalent since the resulting matrices are symmetric. Table 1 illustrates the properties of the test matrices. Note that the number of tasks in the sparse-matrix (SpM) dataset also refers to the number of rows and columns of the respective matrix. The execution time of a single SpMxV operation for each test matrix is also displayed in this table.

The dataset for image-space decomposition comes from sort-first parallel DVR of curvilinear grids blunt-fin and post representing the results of computational fluid dynamic simulations. These grids are commonly used by researchers in the volume rendering field. Raw grids consist of hexahedral elements and are converted into unstructured tetrahedral data format by dividing each hexahedron into 5 tetrahedrons. Triangular faces of tetrahedrons constitute the primitives mentioned in Section 5.2. Three distinct 1D workload arrays are constructed both for blunt-fin and post as described in Section 5.2 for coarse meshes of resolutions 256\times256, 512\times512, and 1024\times1024 superimposed on the screen of resolution 1024\times1024. Properties of these six workload arrays are displayed in Table 1. The number of tasks is much less than the coarse-mesh resolution, because of the zero-weight tasks in the 1D workload arrays. The CCP problem on such workload arrays can be solved by compressing tasks with nonzero weights. In Table 1, the \(w_{avg}\), \(w_{min}\) and \(w_{max}\) columns display the average, minimum and maximum task weights for both datasets.

Following abbreviations are used for the CCP algorithms: H1 and H2 refer to Miguet and Pierson’s [27] heuristics described in Section 3.1. RB refers to the recursive-bisection heuristic described in Section 3.1. DP refers to the \(O((N-K)K)\)-time dynamic-programming algorithm given in Fig. 1. MS refers to Manne and Sorevik’s [26] iterative-refinement algorithm given in Fig. 2. cBS refers to the \(c\)-approximate parametric-search-based bisection algorithm given in Fig. 4. NC- and NC refer to the straightforward and careful implementations of Nicol’s [33] parametric-search algorithm given in Fig. 5(a) and Fig. 5(b), respectively. Abbreviations ending with “+” are used to represent our improved versions of the above algorithms. That is, DP+, cBS+, NC+ refer to our algorithms given in Fig. 6, Fig. 8, Fig. 10, respectively, and MS+ refers to the algorithm described in
The values displayed in this table correspond to the sum of the sizes of the separator-index ranges normalized load-imbalance values of the optimal partitions produced by exact algorithms, i.e., load-balancing algorithms instead of heuristics. The quality gap between the solutions of exact algorithms and clearly shows that considerably better partitions can be obtained in both SpM and DVR datasets by using exact instances to be approximation algorithms because of the real-valued task weights in DVR.

Table 2 compares load-balancing quality of the heuristics and exact algorithms. In this table, percent load imbalance values are computed as $100 \times (B_{\text{max}} - B^*)/B^*$, where $B_{\text{max}}$ denotes the bottleneck value of the respective partition and $B^* = W_{\text{tot}}/K$ denotes the ideal bottleneck value. OPT values refer to the load-imbalance values of the optimal partitions produced by exact algorithms, i.e., $B_{\text{max}} = B_{\text{opt}}$. Table 2 clearly shows that considerably better partitions can be obtained in both SpM and DVR datasets by using exact load-balancing algorithms instead of heuristics. The quality gap between the solutions of exact algorithms and heuristics increases with increasing $K$. Only exceptions to these observations are 256-way partitioning of DVR instances blunt256 and post256, for which the RB heuristic achieves to obtain optimal partitions.

Table 3 compares performances of the static separator-index bounding schemes discussed in Section 4.1. The values displayed in this table correspond to the sum of the sizes of the separator-index ranges normalized with respect to $N$, i.e., $\sum_{k=1}^{K-1} \Delta S_k/N$, where $\Delta S_k = S H_k - S L_k + 1$. For each CCP instance, $(N - K)K$
The efﬁciency of the parametric-search approach depends on two critical issues: number of probe calls and number of comparison operations. The number of probe calls increases linearly with the size of the search space, making the algorithm’s performance time-consuming. The number of comparison operations is related to the size of the search space and the number of table entries referenced.

As seen in Table 3, proposed practical scheme C6 achieves substantially better separator-index bounds than L2, despite its worse worst-case behavior (see Corollaries 3 and 7). Comparison of columns L4 and C6 display the total range sizes obtained according to the results of Lemma 2, Lemma 4 and Corollary 6, respectively.

The performance of the proposed separator-index bounding scheme is very effective in restricting the search space for the separator indices in both SpM and DVR datasets. As expected, the performance of index bounding decreases with increasing K because of decreasing N/K values. The performance is better in the DVR dataset than the SpM dataset, because N/K values are larger in the DVR dataset. In Table 3, values less than 1 indicate that the index bounding scheme achieves non-overlapping index ranges. As seen in the table, scheme C6 reduces the total separator-index range sizes below N for each CCP instance with K ≤ 64 in both SpM and DVR datasets. These experimental results show that the proposed DP+ algorithm becomes a linear-time algorithm in practice.
Table 4: Number of probe calls performed by the parametric search algorithms.

<table>
<thead>
<tr>
<th>CCP instance</th>
<th>SPARSE-MATRIX DATASET</th>
<th>DVR DATASET</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>NC-</td>
<td>NC+</td>
</tr>
<tr>
<td>K</td>
<td></td>
<td></td>
</tr>
<tr>
<td>NL</td>
<td>16</td>
<td>177</td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>352</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>720</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>1450</td>
</tr>
<tr>
<td></td>
<td>256</td>
<td>2824</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>BLUNT256</th>
<th>BLUNT512</th>
<th>BLUNT1024</th>
<th>POST256</th>
<th>POST512</th>
<th>POST1024</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>16</td>
<td>190</td>
<td>20</td>
<td>6</td>
<td>19</td>
<td>7</td>
</tr>
<tr>
<td></td>
<td>32</td>
<td>393</td>
<td>25</td>
<td>11</td>
<td>19</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>64</td>
<td>790</td>
<td>24</td>
<td>10</td>
<td>19</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td>128</td>
<td>1579</td>
<td>27</td>
<td>10</td>
<td>19</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>256</td>
<td>3183</td>
<td>37</td>
<td>13</td>
<td>18</td>
<td>9</td>
</tr>
</tbody>
</table>

|              | 16  | 182 | 19  | 5    | 18  | 6   | 16  | 271 | 21  | 10  |
|              | 32  | 373 | 22  | 8    | 18  | 7   | 32  | 557 | 24  | 12  |
|              | 64  | 740 | 29  | 12   | 18  | 8   | 64  | 1127| 21  | 11  |
|              | 128 | 1492| 40  | 12   | 17  | 8   | 128 | 2276| 28  | 13  |
|              | 256 | 2971| 50  | 14   | 18  | 9   | 256 | 4564| 27  | 16  |

|              | 16  | 185 | 21  | 6    | 17  | 6   | 16  | 194 | 22  | 9   |
|              | 32  | 364 | 20  | 6    | 17  | 6   | 32  | 409 | 19  | 8   |
|              | 64  | 721 | 48  | 9    | 17  | 7   | 64  | 823 | 17  | 11  |
|              | 128 | 1402| 61  | 8    | 16  | 7   | 128 | 1653| 19  | 13  |
|              | 256 | 2783| 96  | 7    | 17  | 8   | 256 | 3345| 191 | 102 |

|              | 16  | 210 | 20  | 6    | 20  | 5   | 16  | 235 | 24  | 9   |
|              | 32  | 432 | 26  | 8    | 19  | 5   | 32  | 485 | 23  | 12  |
|              | 64  | 867 | 24  | 6    | 19  | 8   | 64  | 975 | 22  | 13  |
|              | 128 | 1727| 38  | 7    | 20  | 7   | 128 | 1975| 25  | 17  |
|              | 256 | 3444| 47  | 9    | 20  | 9   | 256 | 3947| 29  | 20  |

|              | 16  | 211 | 22  | 6    | 19  | 5   | 16  | 261 | 27  | 10  |
|              | 32  | 424 | 26  | 5    | 19  | 6   | 32  | 538 | 23  | 13  |
|              | 64  | 865 | 30  | 12   | 19  | 9   | 64  | 1090| 22  | 12  |
|              | 128 | 1730| 44  | 10   | 19  | 8   | 128 | 2201| 25  | 15  |
|              | 256 | 3441| 44  | 11   | 19  | 10  | 256 | 4428| 28  | 16  |

|              | 16  | 193 | 20.5 | 5.7 | 18.5 | 5.8 | 18.2 | 5.2 | 16  | 235 | 22.0 | 8.7 | 16.7 | 10.0 |
|              | 32  | 390 | 23.0 | 7.5 | 18.3 | 6.8 | 18.5 | 6.5 | 32  | 483 | 22.0 | 10.8 | 18.7 | 10.5 |
|              | 64  | 784 | 30.3 | 9.0 | 18.0 | 7.8 | 18.2 | 7.3 | 64  | 976 | 20.5 | 11.3 | 19.3 | 12.7 |
|              | 128 | 1564| 41.7 | 10.2 | 18.0 | 7.8 | 18.2 | 7.3 | 128 | 1969| 24.7 | 14.2 | 20.8 | 13.8 |
|              | 256 | 3108| 54.2 | 11.3 | 18.0 | 8.8 | 18.8 | 8.8 | 256 | 3982| 83.5 | 38.0 | 22.0 | 13.8 |

The dynamic index bounding schemes proposed for the parametric-search algorithms clearly reduce the cost of an individual probe call. Table 4 illustrates the performance of proposed parametric-search algorithms in reducing the number of probe calls. For Table 4, in order to compare the relative performance of EBS with eBS+ on the DVR dataset, we enforced the eBS+ algorithm to find optimal partitions by running it with \( e = w_{min} \) and then improving the resulting partition with the BID algorithm. Column eBS+\&BID refers to this scheme, and values after “+” denote the additional bottleneck values tested by the BID algorithm. As seen in Table 4, exactly one final bottleneck-value test was needed by the BID algorithm to reach an optimal partition in each CCP instance.

In Table 4, comparison of NC- and NC columns shows that dynamic bottleneck-value bounding drastically decreases the number of probe calls in Nicol’s algorithm. Comparison of eBS and eBS+ columns in the SpM dataset shows that using \( B_{FE} \) instead of \( W_{loc} \) for the upper bound on the bottleneck values considerably reduces the number of probes. Comparison of eBS+ and EBS columns reveals two different behaviors on the SpM and DVR datasets. Discretized dynamic bottleneck-value bounding used in EBS produces only minor improvement on the SpM dataset because of the already discrete nature of integer-valued workload arrays. However, the effect of discretized dynamic bottleneck-value bounding becomes significant on real-valued workload arrays of the DVR dataset.
In Table 5, execution times are given as percents of single SpMxV times. Actual execution times of the CCP algorithms can easily be recomputed from the SpMxV execution times given in Table 1. For the DVR dataset, actual execution times of the CCP algorithms are listed in Table 6.

As seen in Tables 5 and 6, the RB heuristic is faster than both H1 and H2 in both SpM and DVR datasets. As also seen in Table 2, RB finds better partitions than both H1 and H2 in both datasets. These results show that RB is a better heuristic than H1 and H2.

In Tables 5 and 6, relative performance comparison of existing exact CCP algorithms shows that NC is two orders of magnitude faster than both DP and MS in both SpM and DVR datasets, and εBS is considerably faster than both DP and MS in both datasets.
is expected since effectiveness of separator-index bounding decreases with increasing \( K \) values, 32, 64, 128, and 256, respectively. In the DVR dataset, if initial prefix-sum is not included, DP+ is 1277, 578, 332, 159, and 71 times faster than DP for \( K = 16, 32, 64, 128, \) and 256, respectively, on average. This decrease is expected since effectiveness of separator-index bounding decreases with increasing \( K \). These experimental findings agree with the variation of the effectiveness of separator-index bounding values displayed in Table 3.

In iterative refinement approach, MS+ is also one-to-three orders of magnitude faster than MS, where this

<table>
<thead>
<tr>
<th>CCP instance name</th>
<th>prefix</th>
<th>( K )</th>
<th>HEURISTICS</th>
<th>DVR DATASET</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>prefix</td>
<td>sum</td>
<td>H1</td>
<td>H2</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>DP</td>
<td>MS</td>
</tr>
<tr>
<td>blunt256</td>
<td>1.95</td>
<td></td>
<td>0.02</td>
<td>0.02</td>
</tr>
<tr>
<td>blunt512</td>
<td>13.45</td>
<td></td>
<td>0.07</td>
<td>0.07</td>
</tr>
<tr>
<td>blunt1024</td>
<td>59.12</td>
<td></td>
<td>0.18</td>
<td>0.19</td>
</tr>
<tr>
<td>post256</td>
<td>2.16</td>
<td></td>
<td>0.20</td>
<td>0.20</td>
</tr>
<tr>
<td>post512</td>
<td>20.55</td>
<td></td>
<td>0.25</td>
<td>0.26</td>
</tr>
<tr>
<td>post1024</td>
<td>69.09</td>
<td></td>
<td>0.30</td>
<td>0.30</td>
</tr>
</tbody>
</table>

**Table 6:** Partitioning times (in msecs) for the DVR dataset.

The results show that among the existing algorithms parametric-search approach leads to faster algorithms than both dynamic-programming and iterative-improvement approaches.

Tables 5 and 6 show that our improved algorithms are significantly faster than the respective existing algorithms. In dynamic-programming approach, DP+ is two-to-three orders of magnitude faster than DP such that DP+ competes with the parametric-search algorithms. In the SpM dataset, DP+ is 630 times faster than DP on average in 16-way partitioning, and this ratio decreases to 378, 189, 106, and 56 with increasing \( K \) values, 32, 64, 128, and 256, respectively. In the DVR dataset, if initial prefix-sum is not included, DP+ is 1277, 578, 332, 159, and 71 times faster than DP for \( K = 16, 32, 64, 128, \) and 256, respectively, on average. This decrease is expected since effectiveness of separator-index bounding decreases with increasing \( K \). These experimental findings agree with the variation of the effectiveness of separator-index bounding values displayed in Table 3.
drastic improvement simply depends on the scheme used for finding an initial leftist partition.

As seen in Tables 5 and 6, significant improvement ratios are also obtained in the parametric search algorithms. On average, NC+ is 4.2, 3.5, 3.1, 3.7, and 3.7 times faster than NC for $K = 16, 32, 64, 128,$ and 256, respectively, in the SpM dataset. In the DVR dataset, if initial prefix-sum time is not included, NC+ is 4.2, 3.2, 2.6, 2.5, and 2.7 times faster than NC for $K = 16, 32, 64, 128,$ and 256, respectively. In the SpM dataset, $\epsilon$BS+ is 3.4, 2.5, 1.8, 1.6, and 1.3 times faster than $\epsilon$BS for $K = 16, 32, 64, 128,$ and 256, respectively. These improvement ratios on the execution times of the parametric search algorithms are below the improvement ratios on the numbers of probe calls displayed in Table 4. Overhead due to the RB call and initial settings of the separator indices contributes to this difference in both NC+ and $\epsilon$BS+. Furthermore, costs of initial probe calls with very large bottleneck values are very cheap in $\epsilon$BS.

In Table 5, relative performance comparison of the proposed exact CCP algorithms shows that BID is the clear winner for small to moderate $K$ values (i.e., $K \leq 64$) in the SpM dataset. The relative performance of BID degrades with increasing $K$ so that both $\epsilon$BS+ and NC+ begin to run faster than BID for $K \geq 128$ in general, where $\epsilon$BS+ becomes the winner. In the DVR dataset, NC+ and EBS are clear winners as seen in Table 6. NC+ runs slightly faster than EBS for $K \leq 128$, however EBS runs considerably faster than NC+ for $K = 256$. BID can compete with these two algorithms only in 16 and 32 way partitioning of grid blunt-fin (for all mesh resolutions). As seen in Table 5, BID takes less than 1 percent of a single SpMxV time for $K \leq 64$ on average. In the DVR dataset (Table 6), the initial prefix-sum time is considerably larger than the actual partitioning time of the EBS algorithm in all CCP instances except 256-way partitioning of post256. As seen in Table 6, EBS is only 12 percent slower than the RB heuristic in 64-way partitionings on average. These experimental findings show that the proposed exact CCP algorithms should replace heuristics.

7 Conclusion

We proposed runtime efficient chains-on-chains partitioning algorithms for optimal load balancing in one-dimensional decomposition of nonuniform computational domains. Our main idea was to run an effective heuristic, as a pre-processing step, to find a “good” upper bound on the optimal bottleneck value, and then exploit the lower and upper bounds on the optimal bottleneck value to restrict the search space for separator-index values. This separator-index bounding scheme was exploited in a static manner in the dynamic-programming algorithm drastically reducing the number of table entries computed and referenced. A dynamic separator-index bounding scheme was proposed for parametric search algorithms to narrow separator-index ranges after each probe call. We enhanced the approximate bisection to be an exact algorithm by updating lower and upper bounds into realizable values after each probe call. We proposed a new iterative-refinement scheme, which is very fast for small to medium number of processors. We also showed that the proposed algorithms can be used for heterogeneous parallel systems with minor modifications, and proved the NP-Completeness of the chains partitioning problem for heterogeneous systems, where processor permutation is allowed in subchain to processor assignment.
We investigated two distinct application domains for experimental performance evaluation: 1D decomposition of irregularly sparse matrices for parallel matrix-vector multiplication, and decomposition for image-space parallel volume rendering. Experiments on the sparse matrix dataset showed that 64-way decompositions can be achieved in 100 times less than a single matrix vector multiplication time, while producing 4 times better load imbalance values than the most effective heuristic, on average. Experimental results on the volume rendering dataset showed that exact algorithms can produce 3.8 times better 64-way decompositions than the most effective heuristic, while being only 11 percent slower, on average.

Appendix A
A Better Load Balancing Model for Iterative Solvers

Load balancing problem in parallel iterative solvers has been mostly stated by considering only the SpMxV computations since they constitute the most time consuming operation. However, linear vector operations (i.e., DAXPY and inner-product computations) involved in iterative solvers may have a considerable effect on the parallel performance with increasing sparsity of the coefficient matrix. In this appendix, we consider incorporating linear vector operations into the load-balancing model as much as possible.

For the sake of discussion, we will investigate this problem for the coarse-grain formulation \[2, 3, 37\] of the well-known conjugate-gradient (CG) algorithm. In this CG algorithm, each iteration involves, in order of computational dependency, one SpMxV, two inner-product, and three DAXPY computations. DAXPY computations do not involve communication, whereas inner-product computations necessitate a post global reduction operation \[23\] on the results of the two local inner-product results. Note that load balancing problem can only be defined precisely between two successive synchronization points. In rowwise striping, the pre-communication operation needed for SpMxV and the global reduction operation constitute the pre and post synchronization points, respectively, for the aggregate of one local SpMxV and two local inner-product computations. In columnwise striping, the global reduction operation in the current iteration and post-communication operation needed for SpMxV in the next iteration constitute the pre and post synchronization points, respectively, for the aggregate of three local DAXPY and one local SpMxV computations. So, columnwise striping may be favored for a wider coverage of load balancing. Each vector entry incurs a multiply-and-add operation during each linear vector operation. Hence, DAXPY computations can easily be incorporated into the load-balancing model for the CS scheme, by adding a constant cost of 3 to the computational weight \(w_i\) of the atomic task \(t_i\) representing column \(i\) of matrix \(A\). Initial prefix-sum operation needed in the CCP algorithms can still be avoided by computing a subchain weight \(W_{i,j}\) as \(W_{i,j} = COL[j+1] - COL[i] + 3(j-i+1)\) in constant time. Note that two local inner-product computations still remain uncovered in this balancing model.

Appendix B
Partitioning Chains for Heterogeneous Systems

This paper focused on chain partitioning algorithms for homogeneous parallel systems, i.e., the execution time of each task is equal on all processors. However, heterogeneous systems have growing importance because of growing popularity of build-it-yourself parallel computers, epitomized by Beowulf-class machines \[38\].
We scale the total weight of tasks to be assigned to a processor, proportional to its execution speed. This probe processor will always be less than or equal to weighted task to surpass the complexities. For HET-CCP algorithms, the weight of a task should be replaced with the execution time of a processor is minimally loaded to surpass as a theoretically robust bound for many greedy heuristics. As a constructive proof for this result: assume each B.1 CCP Problem on Heterogeneous Systems

Figure 11: Probe function modified for heterogeneous processors.

Parallel systems built in this way are very likely to exhibit processor heterogeneity. Two distinct problems arise in partitioning chains for heterogeneous systems, referred to here as chains-on-chains partitioning problem for heterogeneous systems (CCP-HET) and chain partitioning problem for heterogeneous systems (CP-HET). In CCP-HET problem, a chain of tasks is to be mapped onto a chain of processors, i.e., $k$th subchain in a partition is assigned to the $k$th processor. In CP-HET problem, a chain of tasks is to be mapped onto a set—as opposed to a chain—of processors, i.e., the processors can be permuted for subchain assignment. Following two sections discuss these two problems.

B.1 CCP Problem on Heterogeneous Systems

In the CCP-HET problem, a chain $T = \langle t_1, t_2, \ldots, t_N \rangle$ of $N$ tasks, with weights $W = \langle w_1, w_2, \ldots, w_N \rangle$ is to be mapped onto a chain $P = \langle P_1, P_2, \ldots, P_K \rangle$ of $K$ processors with associated execution speeds $E = \langle e_1, e_2, \ldots, e_K \rangle$. The execution time of task $t_i$ on processor $P_k$ is equal to $w_i/e_k$. Cost $C(\Pi)$ of a partition $\Pi$ is determined by the maximum execution time among all processors. The objective is to find a partition $\Pi = \{s_0 = 0, s_1, \ldots, s_K = N\}$, where $s_k \leq s_{k+1}$ for $k = 0, 1, \ldots, K-1$, with minimum cost

$$C(\Pi) = \max_{1 \leq k \leq K} \frac{W_{s_k+1}+s_k}{e_k}$$

All algorithms presented in Sections 3 and 4 can be enhanced to optimally solve HET-CCP, without altering the complexities. For HET-CCP algorithms, the weight of a task should be replaced with the execution time of a task on a processor. We will briefly describe guidelines for some of the algorithms due to space considerations.

We can bound the value of an optimal solution for HET-CCP, using the same techniques we did for CCP. The lower bound $LB$ is achieved when all processors are equally loaded, i.e., $LB = W_{\text{tot}}/\sum_{k=1}^{K} e_k$. The upper bound $UB$ can be found in practice with a fast and effective heuristic. We can give $UB = LB + w_{\text{max}}/\min_{k=1}^{K} e_k$ as a theoretically robust bound for many greedy heuristics. As a constructive proof for this result: assume each processor is minimally loaded to surpass $LB$. The worst case occurs when we have to include the maximally weighted task to surpass $LB$, and this happens for the slowest processor. Notice that the load of the last processor will always be less than or equal to $LB$.

A probe function $HPROBE(B)$ for heterogeneous systems is presented in Fig. 11. In this algorithm, the execution speed of each processor is enrolled in before binary search, when we compute the load of a processor. We scale the total weight of tasks to be assigned to a processor, proportional to its execution speed. This probe function can be used to bound separator indices according to Lemma 2 and Corollary 6.
The recursion given in (1) for the dynamic programming solution can be restated as:

\[ B_0^* = \min_{k=1}^N \left\{ \max \left\{ B_{j-1}^{k-1}, \frac{W_j+i}{e_k} \right\} \right\} \]

This equation defines an \( O(N^2K) \) algorithm, but the observations given in Section 3.2 for reducing the complexity to \( O(NK) \) are still valid. All that needs to be done is to replace subchain weight computations \( W[j] - W[i] \) in the DP and DP+ algorithms presented in Figs. 1 and 6, with \( (W[i] - W[j])/e_k \).

To enhance the bidding algorithm for heterogeneous systems, we have to be able to compute the next smallest candidate bottleneck value, and move the separators according to this new value. The bid of a processor \( P_k \) can be computed as the total chain weight with one more task added, divided by the execution speed \( e_k \). Let \( \Pi = \{s_0, s_1, \ldots, s_K\} \) be the current solution. The bid of processor \( P_k \) is \( W_{s_k+1} + s_{k+1} / e_k \) for \( k=1, 2, \ldots, K-1 \). The bid of the last processor can be computed as the remaining task weight divided by the execution speed of the last processor, i.e., \( W_{s_{K-1}+1}, V \)/ \( e_K \). Once we decide on the next candidate bottleneck value, we have to adjust the separator indices by adding/removing tasks to/from processors. While adding (removing) a task to (from) a processor we add (subtract) the weight of the task divided by the execution speed of the respective processor.

The lower and upper bounds together with the HP[o][B] function is sufficient for the \( \epsilon \)-approximate bisection algorithm. For the exact bisection algorithm, we need to move upper and lower bounds to realizable bottleneck values. As in CCP, our probe function constructs a solution, hence we already have a realizable upper bound when the probe succeeds. When the probe fails, we can use the bid value that is described in the previous paragraph. Therefore we can restrict our search space to realizable bottleneck values. Each probe call helps us to eliminate at least one candidate bottleneck value, the bisection algorithm terminates in finite number of steps to find the optimal solution value.

The proposed techniques can be enhanced further to solve the CCP problem, when execution time of a task is an arbitrary function of the processor that the task is assigned to (provided that the execution time is positive). The presented algorithms can still be adapted for this problem without altering their complexities. In this case, we no longer have a definition of weight of a task \( w_t \), but have definition of weight of a task \( t_p \) for a processor \( P_t, w_t^k \), which should be used for computing the load of a processor.

### B.2 Chains Partitioning for Heterogeneous Systems

The solution to this problem is not only the separators, but also processor assignments for subchains. Thus, we define a mapping \( \mathcal{M} \) as a partition \( \Pi = \{s_0 = 0, s_1, \ldots, s_K = N\} \) of the given task chain \( T = \{t_1, t_2, \ldots, t_N\} \) with \( s_k \leq s_{k+1} \) for \( k=0,1,\ldots,K-1 \), and a permutation \( \langle \pi_1, \pi_2, \ldots, \pi_K \rangle \) of the given set of \( K \) processors \( \mathcal{P} = \{P_1, P_2, \ldots, P_K\} \). According to this mapping, \( k \)th task subchain \( \langle t_{s_{k-1}+1}, \ldots, t_{s_k} \rangle \) is executed on processor \( P_{\pi_k} \). Cost \( C(\mathcal{M}) \) of a mapping \( \mathcal{M} \) is the largest subchain computation time, which is determined by the subchain weight and the execution speed of the assigned processor, i.e.,

\[ C(\mathcal{M}) = \max_{1 \leq k \leq K} \frac{W_{s_{k-1}+1}, s_k}{e_{\pi_k}} \]
Below we provide a formal definition of the decision problem, followed by NP-Completeness proof.

Given a chain of tasks \( T = \langle t_1, t_2, \ldots, t_N \rangle \), a weight \( w_i \in \mathbb{Z}^+ \) for each \( t_i \in T \), a set of processors \( \mathcal{P} = \{ P_1, P_2, \ldots, P_K \} \) such that \( K < N \) and an execution rate \( e_k \in \mathbb{Z}^+ \) for each \( P_k \in \mathcal{P} \). Decide if there exists a mapping \( \mathcal{M} \) of chain \( T \) onto set of processors \( \mathcal{P} \) such that \( C(\mathcal{M}) \) is less than or equal to a specified value.

**LEMMA B1.** The chain-partition problem is NP-Hard.

**PROOF.** We will use reduction from 3-Partition (3P) problem. A pseudo-polynomial transformation suffices, because 3P problem is NP-Complete in the strong sense (i.e., there is no pseudo-polynomial time algorithm for the problem unless \( \text{P}=\text{NP} \)). The 3P problem is stated in [10] as follows.

Given a finite set \( \mathcal{A} \) of \( 3m \) elements, a bound \( B \in \mathbb{Z}^+ \), and a cost \( c_i \in \mathbb{Z}^+ \) for each \( a_i \in \mathcal{A} \), such that each \( c_i \) satisfies \( 4B < c_i < B/(2\sqrt{3}) \) and such that \( \sum_{a_i \in \mathcal{A}} c_i = mB \). Decide if \( \mathcal{A} \) can be partitioned into \( m \) disjoint sets \( S_1, S_2, \ldots, S_m \) such that \( \sum_{a_i \in S_k} c_i = B \) for \( k = 1, 2, \ldots, m \).

For a given instance of the 3P problem, corresponding chain partitioning problem is constructed as follows.

- The number of tasks \( N \) is \( m(B+1)-1 \). The weight of every \((B+1)\)st task is \( B \), (i.e., \( w_i = B \) for \( i \mod (B+1) = 0 \)), and the weights of all other tasks are 1.
- The number of processors \( K \) is \( 4m-1 \). The first \( m-1 \) processors have execution speeds of \( B \), (i.e., \( e_k = B \) for \( k = 1, 2, \ldots, m-1 \)), and the remaining processors have execution speeds equal to costs of items in the 3P problem (i.e., \( e_k = c_{m+k} \) for \( k = m, \ldots, 4m-1 \)).

We claim that there is a solution to the 3P problem if there is a mapping \( \mathcal{M} \) with cost \( C(\mathcal{M})=1 \) for the chain partitioning problem. The following observations constitute the basis for our proof.

- The processors with execution speeds of \( B \) must be mapped to tasks with weight \( B \) to have a solution with cost \( C(\mathcal{M})=1 \), because the execution speeds of all other processors are less than or equal to \( B/2 \). These processors (tasks) serve as divider processors (tasks).
- The total weight of the chain is \( 3m+(m-1)B=(B+3)m-B \). The sum of the execution speeds of all processors is also \( (m-1)B+3m=(B+3)m-B \). This forces each processor to be assigned a load with value equal to its execution speed, to achieve a mapping with cost \( C(\mathcal{M})=1 \). This observation can be generalized: If a subchain of tasks with total weight \( W \) is mapped to a subset of processors with total execution speed \( E \), then \( E=W \), to have a solution with \( C(\mathcal{M})=1 \). Notice that the reverse direction of the proposal also holds thanks to the unit-weight tasks between the dividers.

As noted above, divider processors should be assigned to divider tasks. Between two successive divider tasks there is a subchain of \( B \) unit-weight tasks with total weight \( B \), which must be assigned to a subset of processors with total execution speed \( B \). Since there are \( m \) such subchains, the same grouping is also valid for grouping \( c_i \) values in the 3P problem.

**THEOREM B2.** The chain partition problem is NP-Complete.

**PROOF.** The cost of a given mapping can be computed in polynomial time, thus the problem is in NP. With the result of Lemma B1, we can conclude that the chain partition problem is NP-Complete.
References


